2015-04-11 07:44:37 +08:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2013-2014 Wind River Systems, Inc.
|
|
|
|
*
|
2017-01-19 09:01:01 +08:00
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
2015-04-11 07:44:37 +08:00
|
|
|
*/
|
|
|
|
|
2015-12-04 23:09:39 +08:00
|
|
|
/**
|
|
|
|
* @file
|
|
|
|
* @brief New thread creation for ARM Cortex-M
|
|
|
|
*
|
2016-12-18 22:42:55 +08:00
|
|
|
* Core thread related primitives for the ARM Cortex-M processor architecture.
|
2015-07-02 05:22:39 +08:00
|
|
|
*/
|
2015-04-11 07:44:37 +08:00
|
|
|
|
2016-12-23 21:35:34 +08:00
|
|
|
#include <kernel.h>
|
2015-04-11 07:44:37 +08:00
|
|
|
#include <toolchain.h>
|
2016-11-08 23:36:50 +08:00
|
|
|
#include <kernel_structs.h>
|
2015-06-15 02:19:10 +08:00
|
|
|
#include <wait_q.h>
|
2015-08-18 04:13:56 +08:00
|
|
|
#ifdef CONFIG_INIT_STACKS
|
|
|
|
#include <string.h>
|
|
|
|
#endif /* CONFIG_INIT_STACKS */
|
2015-04-11 07:44:37 +08:00
|
|
|
|
2015-07-02 05:22:39 +08:00
|
|
|
/**
|
|
|
|
*
|
2017-04-20 01:16:15 +08:00
|
|
|
* @brief Initialize a new thread from its stack space
|
2015-07-02 05:22:39 +08:00
|
|
|
*
|
2017-03-27 22:35:09 +08:00
|
|
|
* The control structure (thread) is put at the lower address of the stack. An
|
2015-07-02 05:22:39 +08:00
|
|
|
* initial context, to be "restored" by __pendsv(), is put at the other end of
|
|
|
|
* the stack, and thus reusable by the stack when not needed anymore.
|
|
|
|
*
|
|
|
|
* The initial context is an exception stack frame (ESF) since exiting the
|
|
|
|
* PendSV exception will want to pop an ESF. Interestingly, even if the lsb of
|
|
|
|
* an instruction address to jump to must always be set since the CPU always
|
|
|
|
* runs in thumb mode, the ESF expects the real address of the instruction,
|
|
|
|
* with the lsb *not* set (instructions are always aligned on 16 bit halfwords).
|
|
|
|
* Since the compiler automatically sets the lsb of function addresses, we have
|
|
|
|
* to unset it manually before storing it in the 'pc' field of the ESF.
|
|
|
|
*
|
|
|
|
* <options> is currently unused.
|
|
|
|
*
|
2015-10-21 00:42:33 +08:00
|
|
|
* @param pStackMem the aligned stack memory
|
|
|
|
* @param stackSize stack size in bytes
|
|
|
|
* @param pEntry the entry point
|
|
|
|
* @param parameter1 entry point to the first param
|
|
|
|
* @param parameter2 entry point to the second param
|
|
|
|
* @param parameter3 entry point to the third param
|
2016-09-03 04:20:19 +08:00
|
|
|
* @param priority thread priority
|
2016-11-04 22:26:27 +08:00
|
|
|
* @param options thread options: K_ESSENTIAL, K_FP_REGS
|
2015-10-21 00:42:33 +08:00
|
|
|
*
|
2015-07-02 05:29:04 +08:00
|
|
|
* @return N/A
|
2015-07-02 05:22:39 +08:00
|
|
|
*/
|
2015-04-11 07:44:37 +08:00
|
|
|
|
2017-03-31 04:07:02 +08:00
|
|
|
void _new_thread(struct k_thread *thread, char *pStackMem, size_t stackSize,
|
2016-11-20 01:31:53 +08:00
|
|
|
_thread_entry_t pEntry,
|
2015-10-21 00:42:33 +08:00
|
|
|
void *parameter1, void *parameter2, void *parameter3,
|
2017-04-22 00:41:26 +08:00
|
|
|
int priority, unsigned int options)
|
2015-04-11 07:44:37 +08:00
|
|
|
{
|
2016-11-09 04:44:05 +08:00
|
|
|
_ASSERT_VALID_PRIO(priority, pEntry);
|
|
|
|
|
2017-04-21 02:30:33 +08:00
|
|
|
__ASSERT(!((u32_t)pStackMem & (STACK_ALIGN - 1)),
|
2016-06-17 04:49:07 +08:00
|
|
|
"stack is not aligned properly\n"
|
|
|
|
"%d-byte alignment required\n", STACK_ALIGN);
|
|
|
|
|
2015-04-11 07:44:37 +08:00
|
|
|
char *stackEnd = pStackMem + stackSize;
|
|
|
|
struct __esf *pInitCtx;
|
|
|
|
|
2017-03-31 04:07:02 +08:00
|
|
|
_new_thread_init(thread, pStackMem, stackSize, priority, options);
|
2015-05-26 02:31:59 +08:00
|
|
|
|
2015-08-20 23:04:01 +08:00
|
|
|
/* carve the thread entry struct from the "base" of the stack */
|
2015-04-11 07:44:37 +08:00
|
|
|
|
|
|
|
pInitCtx = (struct __esf *)(STACK_ROUND_DOWN(stackEnd) -
|
|
|
|
sizeof(struct __esf));
|
|
|
|
|
2017-04-21 02:30:33 +08:00
|
|
|
pInitCtx->pc = ((u32_t)_thread_entry) & 0xfffffffe;
|
|
|
|
pInitCtx->a1 = (u32_t)pEntry;
|
|
|
|
pInitCtx->a2 = (u32_t)parameter1;
|
|
|
|
pInitCtx->a3 = (u32_t)parameter2;
|
|
|
|
pInitCtx->a4 = (u32_t)parameter3;
|
2015-04-11 07:44:37 +08:00
|
|
|
pInitCtx->xpsr =
|
|
|
|
0x01000000UL; /* clear all, thumb bit is 1, even if RO */
|
|
|
|
|
2016-03-03 07:31:26 +08:00
|
|
|
#ifdef CONFIG_THREAD_MONITOR
|
|
|
|
/*
|
2017-03-27 22:35:09 +08:00
|
|
|
* In debug mode thread->entry give direct access to the thread entry
|
2016-03-03 07:31:26 +08:00
|
|
|
* and the corresponding parameters.
|
|
|
|
*/
|
2017-03-27 22:35:09 +08:00
|
|
|
thread->entry = (struct __thread_entry *)(pInitCtx);
|
2016-03-03 07:31:26 +08:00
|
|
|
#endif
|
|
|
|
|
2017-04-21 02:30:33 +08:00
|
|
|
thread->callee_saved.psp = (u32_t)pInitCtx;
|
2017-03-27 22:35:09 +08:00
|
|
|
thread->arch.basepri = 0;
|
2015-04-11 07:44:37 +08:00
|
|
|
|
kernel/arm: fix race condition when setting _Swap() return value
There was a possible race condition when setting the return value of a
thread that is pending, from an ISR.
A kernel function causes a thread to pend, with the following series of
steps:
- disable interrupts
- move current thread to wait_q
- call _Swap
Depending if running on M3/4 or M0+, _Swap will either issue a svc #0,
or pend PendSV directly. The same problem exists in both cases.
M3/4:
__svc will:
- enable interrupts
- trigger __pendsv
M0+:
_Swap() will enable interrupts.
__pendsv will:
- save register context including PSP into the thread struct
If an interrupt occurs between interrupts being enabled them and
__pendsv saving PSP, and the ISR sets the pending thread's return value,
this will happen:
- sees the thread in a wait_q
- removes it
- makes it ready
- calls _set_thread_return_value
- _set_thread_return_value looks at the thread's saved PSP to poke
the value
In this scenario, PSP hasn't yet been updated by __pendsv so it's a
stale value from the previous context switch, resulting in unpredictable
word on the stack getting set to the return value.
There is no way to fix this issue and still have the return value being
delivered directly in the pending thread's exception stack frame, in the
M0+ case. There will always be a window between the unlocking of
interrupts and PendSV being handled. On M3/4, it could be possible with
the mix of SVC and PendSV, since the exception stack frame is created in
the __svc handler. However, because we want to keep the two
implementations as close as possible, and there were talks of moving
M3/4 to using PendSV only, to save an exception, the approach taken
solves both cases.
The approach taken is similar to the ARC and Nios2 ports, where
there is a field in the thread structure that holds the return value.
_Swap() then loads r0/a1 with that value just before returning.
Fixes ZEP-1289.
Change-Id: Iee7e06fe3f8ded84aff918fd43408c7f589344d9
Signed-off-by: Benjamin Walsh <benjamin.walsh@windriver.com>
2016-11-16 07:45:43 +08:00
|
|
|
/* swap_return_value can contain garbage */
|
|
|
|
|
2017-03-27 22:35:09 +08:00
|
|
|
/*
|
|
|
|
* initial values in all other registers/thread entries are
|
|
|
|
* irrelevant.
|
|
|
|
*/
|
2015-04-11 07:44:37 +08:00
|
|
|
|
2017-03-27 22:35:09 +08:00
|
|
|
thread_monitor_init(thread);
|
2015-04-11 07:44:37 +08:00
|
|
|
}
|