OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/boards/x86/arduino_101/arduino_101_defconfig

15 lines
302 B
Plaintext
Raw Normal View History

kconfig: define architecture as a kconfig variable Do not depend on environment variables and use a kconfig variable for defining the architecture. In addition, remove the X86_32 variable, it just duplicates X86 for not good reason, at least until start supporting MCUs with 64bit. Change-Id: Ia001db81ed007e6a43f34506fed9be1345b88a4b Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-10-09 18:20:52 +08:00
CONFIG_X86=y
boards: rename Quark SE Devboard to Quark SE C1000 This board now has an official name and will be available soon: http://www.intel.com/content/www/us/en/embedded/products/quark/mcu/se-soc/overview.html Jira: ZEP-758 Change-Id: Ia16d33722308cf81471321c3063bdc75055a4d50 Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2016-08-30 20:41:04 +08:00
CONFIG_SOC_QUARK_SE_C1000=y
intel_quark: Group Quark SoCs under intel_quark/ Change-Id: If0120aff88310871438562234abf51b26675ff28 Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2016-09-09 22:39:47 +08:00
CONFIG_SOC_SERIES_QUARK_SE=y
kconfig: add board configurations First step for adding the new board layer. Create configurations for the various boards we support on x86 under boards with the new Kconfig variables defining them. The board selection is optional, that means you will be able to run make menuconfig and create your own .config and select any SoC. Change-Id: If08e88e9675d13f0f0501ef6750b9424b15f5dc8 Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-12-13 18:54:28 +08:00
CONFIG_BOARD_ARDUINO_101=y
x86: add support for the Quark SE platform Intel Quark SE Microcontroller with an onboard sensor subsystem. Processor * Intel Quark SE Processor Core * Intel Pentium® Processor-based x86 ISA compatible CPU * 32MHz clock, 32-bit address bus * 8kB 2-way L1 instruction cache Memory * 384kB of on-die NVM +8kB OTP on-die NVM * 80kB of on-die SRAM Change-Id: I849ec5c1f1639e10a48c9ebab7d3653b88b23eb7 Signed-off-by: Anas Nashif <anas.nashif@intel.com> Signed-off-by: Dirk Brandewie <dirk.j.brandewie@intel.com> Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-11-22 11:25:41 +08:00
CONFIG_CPU_MINUTEIA=y
CONFIG_CONSOLE=y
CONFIG_UART_CONSOLE=y
CONFIG_SERIAL=y
qmsi: uart: use built-in qmsi driver Change-Id: Ie19aee8dad8ba082891f92a2d42dc71f4ac34dbe Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2016-04-17 09:02:30 +08:00
CONFIG_UART_QMSI=y
CONFIG_UART_QMSI_0_BAUDRATE=1000000
drivers: uart_qmsi: Re-enable HW FC for arduino_101 & quark_se_devboard On current Curie-based boards UART 0 is wired to the nRF51 BLE controller and requires HW flow control to be enabled in order to function. This patch restores the same behavior that was present before the "qmsi: uart: use built-in qmsi driver" patch. Change-Id: If7ea347f5ab8b460f39123dcc0d75d711a5a1c2a Signed-off-by: Johan Hedberg <johan.hedberg@intel.com>
2016-04-25 17:44:35 +08:00
CONFIG_UART_QMSI_0_HW_FC=y
x86: add support for the Quark SE platform Intel Quark SE Microcontroller with an onboard sensor subsystem. Processor * Intel Quark SE Processor Core * Intel Pentium® Processor-based x86 ISA compatible CPU * 32MHz clock, 32-bit address bus * 8kB 2-way L1 instruction cache Memory * 384kB of on-die NVM +8kB OTP on-die NVM * 80kB of on-die SRAM Change-Id: I849ec5c1f1639e10a48c9ebab7d3653b88b23eb7 Signed-off-by: Anas Nashif <anas.nashif@intel.com> Signed-off-by: Dirk Brandewie <dirk.j.brandewie@intel.com> Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-11-22 11:25:41 +08:00
CONFIG_PRINTK=y
CONFIG_PINMUX=y
boards/arduino101: Enable GPIO Enable the GPIO in board default config. Change-Id: I4779394c0faac531e3bb3a50759a637a0ebe456a Signed-off-by: Flavio Santes <flavio.santes@intel.com>
2016-12-26 01:59:24 +08:00
CONFIG_GPIO=y