zephyr/boards/snps/nsim/nsim_nsim_hs_sram.dts

28 lines
410 B
Plaintext
Raw Normal View History

/*
* Copyright (c) 2022, Synopsys, Inc. All rights reserved.
*
* SPDX-License-Identifier: Apache-2.0
*/
/dts-v1/;
#include "nsim.dtsi"
#include "nsim-flat-mem.dtsi"
#include "nsim-uart-ns16550.dtsi"
/ {
model = "snps,nsim_hs";
compatible = "snps,nsim_hs";
cpus {
#address-cells = <1>;
#size-cells = <0>;
cpu@0 {
device_type = "cpu";
compatible = "snps,archs";
reg = <0>;
};
};
};