OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/boards/arc/nsim/nsim_em_defconfig

19 lines
404 B
Plaintext
Raw Normal View History

license: cleanup: add SPDX Apache-2.0 license identifier Update the files which contain no license information with the 'Apache-2.0' SPDX license identifier. Many source files in the tree are missing licensing information, which makes it harder for compliance tools to determine the correct license. By default all files without license information are under the default license of Zephyr, which is Apache version 2. Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2019-04-06 21:08:09 +08:00
# SPDX-License-Identifier: Apache-2.0
ARC: Mention ARC EM family instead of EM4 template ARC EM4 is just a baseline configuration of ARC EM family of CPU cores. But with addition of more featuers like caches, DSP extensions etc we're effectively getting EM6, EM5D etc templates. So to not confuse users let's talk about families of ARC cores as that's what makes sense together with extra features but not templates itself. Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
2019-06-04 13:37:31 +08:00
CONFIG_CPU_ARCEM=y
boards: arc: add virtual board based on nsim two configs are contained in this board * nsim_em: em with arc MPUv2 * nsim_sem: em with arc SecureShield and MPUv3 Signed-off-by: Wayne Ren <wei.ren@synopsys.com>
2018-07-07 23:21:17 +08:00
CONFIG_SOC_NSIM=y
CONFIG_SOC_NSIM_EM=y
board/nsim: Make it CPU-family independent ARC nSIM simulates all flavors or ARC cores so there's no point in limiting its usage to ARC EM family only. Moreover with upcoming addition of ARC HS family support in Zephyr we'll be re-using nSIM "board" for them as well. Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
2019-06-03 15:17:07 +08:00
CONFIG_BOARD_NSIM=y
boards: arc: add virtual board based on nsim two configs are contained in this board * nsim_em: em with arc MPUv2 * nsim_sem: em with arc SecureShield and MPUv3 Signed-off-by: Wayne Ren <wei.ren@synopsys.com>
2018-07-07 23:21:17 +08:00
CONFIG_SYS_CLOCK_TICKS_PER_SEC=100
CONFIG_XIP=n
CONFIG_BUILD_OUTPUT_BIN=n
CONFIG_PRINTK=y
CONFIG_ARCV2_INTERRUPT_UNIT=y
CONFIG_ARCV2_TIMER=y
CONFIG_ARC_MPU_ENABLE=y
CONFIG_CONSOLE=y
CONFIG_UART_CONSOLE=y
CONFIG_SERIAL=y
arc: print human-readable exception info Right now only numerical values are printed which must be looked up in the Designware ARCv2 ISA Programmer's Reference, which is not public. Add a non-default Kconfig to print more information at the expense of footprint, and enable it for all the simulator targets. We only print code/parameter details for machine check and protection violations, more may be added later as desired. This should cover all the exceptions we commonly encounter for memory protection. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2019-04-04 05:25:28 +08:00
CONFIG_ARC_EXCEPTION_DEBUG=y
boards/nsim: Enable unaligned data acess for nSIM with simple ARC EM This will give us a possibility to check unaligned read/write support in simulation. Note nSIM with S(ecure)EM (with secure option) doesn't support that mode in HW. Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
2019-07-17 21:48:21 +08:00
CONFIG_ARC_USE_UNALIGNED_MEM_ACCESS=y