/**
@page TIM_Synchronization Timers Synchronization example
@verbatim
******************************************************************************
* @file TIM/TIM_Synchronization/readme.txt
* @author MCD Application Team
* @brief How to command 2 Timers as slaves (TIM3 & TIM4) using a Timer
* as master (TIM1)
******************************************************************************
* @attention
*
* Copyright (c) 2016 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
@endverbatim
@par Example Description
Synchronization of TIM1 and TIM3/TIM4 timers in Parallel mode.
Timers synchronisation in parallel mode:
___________
ITR0 | SLAVE 1 |
_________________| TIM3 |
___________ | |___________|
| MASTER |TRGO_Update |
| TIM1 |---------------------|
|___________| | ___________
|_________________| SLAVE 2 |
ITR0 | TIM4 |
|___________|
1/ TIM1 is configured as Master Timer:
- PWM Mode is used
- The TIM1 Update event is used as Trigger Output
2/ TIM3 and TIM4 are slaves for TIM1,
- PWM Mode is used
- The ITR0(TIM1) is used as input trigger for both slaves
- Gated mode is used, so starts and stops of slaves counters
are controlled by the Master trigger output signal(update event).
The TIM1 counter clock is 216 MHz.
The Master Timer TIM1 is running at:
TIM1 frequency = TIM1 counter clock / (TIM1_Period + 1) = 843.750 KHz and
a the duty cycle equal to: TIM1_CCR1/(TIM1_ARR + 1) = 50%
The TIM3 is running at:
(TIM1 frequency)/ ((TIM3 period +1)* (TIM1_Repetition_Counter+1)) = 56.250 KHz and
a duty cycle equal to TIM3_CCR1/(TIM3_ARR + 1) = 33.3%
The TIM4 is running at:
(TIM1 frequency)/ ((TIM4 period +1)* (Repetition_Counter+1)) = 84.375 KHz and
a duty cycle equal to TIM4_CCR1/(TIM4_ARR + 1) = 50%
The PWM waveform can be displayed using an oscilloscope.
@par Keywords
Timers, PWM, Parallel synchronization, Master, Slave, Duty Cycle, Waveform,
Oscilloscope, Output, Signal,
@Note<74>If the user code size exceeds the DTCM-RAM size or starts from internal cacheable memories (SRAM1 and SRAM2),that is shared between several processors,
<20><><A0><A0><A0>then it is highly recommended to enable the CPU cache and maintain its coherence at application level.
<0A><><A0><A0><A0><A0>The address and the size of cacheable buffers (shared between CPU and other masters) must be properly updated to be aligned to cache line size (32 bytes).
@Note It is recommended to enable the cache and maintain its coherence, but depending on the use case
<0A><><A0><A0><A0> It is also possible to configure the MPU as "Write through", to guarantee the write access coherence.
<0A><><A0><A0><A0><A0>In that case, the MPU must be configured as Cacheable/Bufferable/Not Shareable.
<0A><><A0><A0><A0><A0>Even though the user must manage the cache coherence for read accesses.
<0A><><A0><A0><A0><A0>Please refer to the AN4838 <20>Managing memory protection unit (MPU) in STM32 MCUs<55>
<0A><><A0><A0><A0><A0>Please refer to the AN4839 <20>Level 1 cache on STM32F7 Series<65>
@par Directory contents
- TIM/TIM_Synchronization/Inc/stm32f7xx_hal_conf.h HAL configuration file
- TIM/TIM_Synchronization/Inc/stm32f7xx_it.h Interrupt handlers header file
- TIM/TIM_Synchronization/Inc/main.h Header for main.c module
- TIM/TIM_Synchronization/Src/stm32f7xx_it.c Interrupt handlers
- TIM/TIM_Synchronization/Src/main.c Main program
- TIM/TIM_Synchronization/Src/stm32f7xx_hal_msp.c HAL MSP file
- TIM/TIM_Synchronization/Src/system_stm32f7xx.c STM32F7xx system source file
@par Hardware and Software environment
- This example runs on STM32F767xx/STM32F769xx/STM32F777xx/STM32F779xx devices.
- This example has been tested with STM32F769I-EVAL board and can be
easily tailored to any other supported device and development board.
- STM32F769I-EVAL Set-up
Connect the following pins to an oscilloscope to monitor the different waveforms:
- TIM1 CH1 (PA.08)
- TIM3 CH1 (PC.06)
- TIM4 CH1 (PB.06)
@par How to use it ?
In order to make the program work, you must do the following :
- Open your preferred toolchain
- Rebuild all files: Project->Rebuild all
- Load project image: Project->Download and Debug
- Run program: Debug->Go(F5)
*/
767d083e20