178 lines
5.0 KiB
C
178 lines
5.0 KiB
C
/**
|
|
******************************************************************************
|
|
* @file Templates_LL/Src/main.c
|
|
* @author MCD Application Team
|
|
* @brief Main program body through the LL API
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* Copyright (c) 2016 STMicroelectronics.
|
|
* All rights reserved.
|
|
*
|
|
* This software is licensed under terms that can be found in the LICENSE file
|
|
* in the root directory of this software component.
|
|
* If no LICENSE file comes with this software, it is provided AS-IS.
|
|
*
|
|
******************************************************************************
|
|
*/
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
#include "main.h"
|
|
|
|
/** @addtogroup STM32F7xx_LL_Examples
|
|
* @{
|
|
*/
|
|
|
|
/** @addtogroup Templates_LL
|
|
* @{
|
|
*/
|
|
|
|
/* Private typedef -----------------------------------------------------------*/
|
|
/* Private define ------------------------------------------------------------*/
|
|
/* Private macro -------------------------------------------------------------*/
|
|
/* Private variables ---------------------------------------------------------*/
|
|
/* Private function prototypes -----------------------------------------------*/
|
|
void SystemClock_Config(void);
|
|
static void CPU_CACHE_Enable(void);
|
|
|
|
/* Private functions ---------------------------------------------------------*/
|
|
|
|
/**
|
|
* @brief Main program
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
int main(void)
|
|
{
|
|
/* Configure the system clock to 216 MHz */
|
|
SystemClock_Config();
|
|
|
|
/* This project template calls firstly CPU_CACHE_Enable() in order to enable the CPU Cache.
|
|
This function is provided as template implementation that User may integrate
|
|
in his application, to enhance the performance in case of use of AXI interface
|
|
with several masters. */
|
|
|
|
/* Enable the CPU Cache */
|
|
CPU_CACHE_Enable();
|
|
|
|
/* Add your application code here */
|
|
|
|
|
|
/* Infinite loop */
|
|
while (1)
|
|
{
|
|
}
|
|
}
|
|
|
|
/* ============== BOARD SPECIFIC CONFIGURATION CODE BEGIN ============== */
|
|
/**
|
|
* @brief System Clock Configuration
|
|
* The system Clock is configured as follow :
|
|
* System Clock source = PLL (HSI)
|
|
* SYSCLK(Hz) = 216000000
|
|
* HCLK(Hz) = 216000000
|
|
* AHB Prescaler = 1
|
|
* APB1 Prescaler = 4
|
|
* APB2 Prescaler = 2
|
|
* HSI Frequency(Hz) = 16000000
|
|
* PLL_M = 16
|
|
* PLL_N = 432
|
|
* PLL_P = 2
|
|
* PLL_Q = 9
|
|
* PLL_R = 7
|
|
* VDD(V) = 3.3
|
|
* Main regulator output voltage = Scale1 mode
|
|
* Flash Latency(WS) = 7
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
void SystemClock_Config(void)
|
|
{
|
|
/* Set FLASH latency */
|
|
LL_FLASH_SetLatency(LL_FLASH_LATENCY_7);
|
|
|
|
/* Enable PWR clock */
|
|
LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
|
|
|
|
/* Activation OverDrive Mode */
|
|
LL_PWR_EnableOverDriveMode();
|
|
while(LL_PWR_IsActiveFlag_OD() != 1)
|
|
{
|
|
};
|
|
|
|
/* Activation OverDrive Switching */
|
|
LL_PWR_EnableOverDriveSwitching();
|
|
while(LL_PWR_IsActiveFlag_ODSW() != 1)
|
|
{
|
|
};
|
|
|
|
/* Main PLL configuration and activation */
|
|
LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_16, 432, LL_RCC_PLLP_DIV_2);
|
|
LL_RCC_PLL_Enable();
|
|
while(LL_RCC_PLL_IsReady() != 1)
|
|
{
|
|
};
|
|
|
|
/* Sysclk activation on the main PLL */
|
|
LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
|
|
LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
|
|
while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
|
|
{
|
|
};
|
|
|
|
/* Set APB1 & APB2 prescaler*/
|
|
LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
|
|
LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
|
|
|
|
/* Set systick to 1ms */
|
|
SysTick_Config(216000000 / 1000);
|
|
|
|
/* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
|
|
SystemCoreClock = 216000000;
|
|
}
|
|
|
|
/**
|
|
* @brief CPU L1-Cache enable.
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
static void CPU_CACHE_Enable(void)
|
|
{
|
|
/* Enable I-Cache */
|
|
SCB_EnableICache();
|
|
|
|
/* Enable D-Cache */
|
|
SCB_EnableDCache();
|
|
}
|
|
|
|
/* ============== BOARD SPECIFIC CONFIGURATION CODE END ============== */
|
|
|
|
#ifdef USE_FULL_ASSERT
|
|
/**
|
|
* @brief Reports the name of the source file and the source line number
|
|
* where the assert_param error has occurred.
|
|
* @param file: pointer to the source file name
|
|
* @param line: assert_param error line source number
|
|
* @retval None
|
|
*/
|
|
void assert_failed(uint8_t *file, uint32_t line)
|
|
{
|
|
/* User can add his own implementation to report the file name and line number,
|
|
ex: printf("Wrong parameters value: file %s on line %d", file, line) */
|
|
|
|
/* Infinite loop */
|
|
while (1)
|
|
{
|
|
}
|
|
}
|
|
#endif
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|