OrgLion-Writes
/
NotePublic
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

增加参考资料. 

Signed-off-by: rick.chan <cy187lion@sina.com>
This commit is contained in:
rick.chan 2023-12-18 13:15:17 +08:00
parent f8640b0848
commit f185fb777a
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
Hardware/Theory/PCB_差分布线.md
View File

@ -20,6 +20,7 @@ TODO:
2. [差分线设计要点](https://www.bilibili.com/video/BV1o14y1d77N/?spm_id_from=333.788.recommend_more_video.2&vd_source=39828f775e4351350ea464b48d3a004b)
3. [遇到两层板走差分线，我是这样做阻抗匹配设计和等长设计](https://baijiahao.baidu.com/s?id=1705860164618608422&wfr=spider&for=pc)
4. [双面板SOC系统硬件开发设计概要](https://www.icspec.com/news/article-details/2179773)
5. [嘉立创层压结构](https://tools.jlc.com/jlcTools/#/impedanceDefaultTemplate)
6. [嘉立创阻抗计算神器](https://tools.jlc.com/jlcTools/index.html#/impedanceCalculatenew)
7. [PCB 传输线教程（上）：基于 Polar Si9000 与嘉立创工艺的传输线设计](https://blog.csdn.net/Surrea1/article/details/130325719)
5. [嘉立创技术指导：阻抗设计说明](https://www.jlc.com/portal/server_guide_38565.html)
6. [嘉立创层压结构](https://tools.jlc.com/jlcTools/#/impedanceDefaultTemplate)
7. [嘉立创阻抗计算神器](https://tools.jlc.com/jlcTools/index.html#/impedanceCalculatenew)
8. [PCB 传输线教程（上）：基于 Polar Si9000 与嘉立创工艺的传输线设计](https://blog.csdn.net/Surrea1/article/details/130325719)