2023-12-16 15:50:05 +08:00
|
|
|
|
# PCB 差分布线
|
|
|
|
|
|
|
|
|
|
|
|
TODO:
|
|
|
|
|
|
|
|
|
|
|
|
## 1. 为什么要差分布线
|
|
|
|
|
|
|
|
|
|
|
|
## 2. 差分线对的基本构型
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
## 3. 差分线的主要参数和技术指标
|
|
|
|
|
|
|
|
|
|
|
|
### 3.1. 板
|
|
|
|
|
|
|
2023-12-18 14:30:18 +08:00
|
|
|
|
## 4. Polar Si9000 阻抗计算工具及使用
|
2023-12-16 15:50:05 +08:00
|
|
|
|
|
|
|
|
|
|
## 外部参考资料
|
|
|
|
|
|
|
2023-12-19 09:12:21 +08:00
|
|
|
|
1. [Nightly Build](https://downloads.kicad.org/kicad/windows/explore/nightlies)
|
|
|
|
|
|
2. [PCB上形式多种多样的差分线对，平衡+等长的原则是一样的](https://www.bilibili.com/video/BV19z4y1J7gH/?spm_id_from=333.788&vd_source=39828f775e4351350ea464b48d3a004b)
|
|
|
|
|
|
3. [差分线设计要点](https://www.bilibili.com/video/BV1o14y1d77N/?spm_id_from=333.788.recommend_more_video.2&vd_source=39828f775e4351350ea464b48d3a004b)
|
|
|
|
|
|
4. [遇到两层板走差分线，我是这样做阻抗匹配设计和等长设计](https://baijiahao.baidu.com/s?id=1705860164618608422&wfr=spider&for=pc)
|
|
|
|
|
|
5. [双面板SOC系统硬件开发设计概要](https://www.icspec.com/news/article-details/2179773)
|
|
|
|
|
|
6. [嘉立创技术指导：阻抗设计说明](https://www.jlc.com/portal/server_guide_38565.html)
|
|
|
|
|
|
7. [嘉立创层压结构](https://tools.jlc.com/jlcTools/#/impedanceDefaultTemplate)
|
|
|
|
|
|
8. [嘉立创阻抗计算神器](https://tools.jlc.com/jlcTools/index.html#/impedanceCalculatenew)
|
|
|
|
|
|
9. [PCB 传输线教程（上）：基于 Polar Si9000 与嘉立创工艺的传输线设计](https://blog.csdn.net/Surrea1/article/details/130325719)
|
