135 lines
5.0 KiB
C
135 lines
5.0 KiB
C
/************************************************************************************
|
|
* arch/board/board.h
|
|
*
|
|
* Copyright (C) 2007-2010 Gregory Nutt. All rights reserved.
|
|
* Author: Gregory Nutt <spudmonkey@racsa.co.cr>
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
* used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
************************************************************************************/
|
|
|
|
#ifndef __ARCH_BOARD_BOARD_H
|
|
#define __ARCH_BOARD_BOARD_H
|
|
|
|
/************************************************************************************
|
|
* Included Files
|
|
************************************************************************************/
|
|
|
|
/************************************************************************************
|
|
* Definitions
|
|
************************************************************************************/
|
|
|
|
/* Clocking *************************************************************************/
|
|
/* This platform has the ARM at 175 MHz and the DSP at 101.25 MHz */
|
|
|
|
#define DM320_ARM_CLOCK 175500000
|
|
#define DM320_SDR_CLOCK 101250000
|
|
#define DM320_DSP_CLOCK 101250000
|
|
#define DM320_AXL_CLOCK 175500000
|
|
#define DM320_AHB_CLOCK 87750000
|
|
|
|
/* UART0/1 and TIMER0/1 are clocked by PLLIN=27MHz */
|
|
|
|
#define CONFIG_DM320_UARTPPLIN 1
|
|
|
|
/* Configration for dm9000 network device */
|
|
|
|
#define DM9000_BASE CONFIG_DM9000_BASE
|
|
|
|
/* Memory Map ***********************************************************************/
|
|
|
|
/* The Neuros development board has 16MiB RAM starting at 0x01000000 (physical) and
|
|
* 8MiB of FLASH. The Neuros OSD 1.0 consumer has 32MiB RAM starting at 0x01100000
|
|
* (physical) and 16MiB of FLASH.
|
|
*
|
|
* FIXME: Flash location may also differ on OSD 1.0 consumer unit!
|
|
*/
|
|
|
|
#ifdef CONFIG_ARCH_NTOSD_DEVBOARD
|
|
# if CONFIG_DRAM_START != 0x01000000
|
|
# error "Invalid setting for CONFIG_DRAM_START"
|
|
# endif
|
|
# if CONFIG_DRAM_SIZE != 0x01000000
|
|
# warning "Check CONFIG_DRAM_SIZE. This Neuros OSD has 0x01000000 bytes of SDRAM"
|
|
# endif
|
|
# define DM320_SDRAM_PSECTION 0x01000000 /* 496Mb many section -- */
|
|
# define DM320_SDRAM_PADDR 0x01000000 /* 496Mb many sections CW */
|
|
#else
|
|
# if CONFIG_DRAM_START != 0x01100000
|
|
# error "Invalid setting for CONFIG_DRAM_START"
|
|
# endif
|
|
# if CONFIG_DRAM_SIZE != 0x02000000
|
|
# warning "Check CONFIG_DRAM_SIZE. This Neuros OSD has 0x02000000 bytes of SDRAM"
|
|
# endif
|
|
# define DM320_SDRAM_PSECTION 0x01100000 /* 496Mb many section -- */
|
|
# define DM320_SDRAM_PADDR 0x01100000 /* 496Mb many sections CW */
|
|
#endif
|
|
|
|
/* GIO keyboard (GIO 1-5) */
|
|
|
|
#define KEY_MASK 0x003E
|
|
#define KEY_SCAN0_BIT 0x0002
|
|
#define KEY_SCAN1_BIT 0x0004
|
|
#define KEY_SCAN2_BIT 0x0008
|
|
#define KEY_SCAN3_BIT 0x0010
|
|
#define KEY_SCAN4_BIT 0x0020
|
|
|
|
#define KEY_GIO_DIR0_VAL KEY_MASK /* Configure as INPUT */
|
|
#define KEY_GIO_INV0_VAL KEY_MASK /* All inverted */
|
|
#define KEY_GIO_SET0_VAL (0) /* Initialized to zero */
|
|
#define KEY_GIO_CLR0_VAL (0)
|
|
|
|
#define GIO_KEY_SCAN0 1
|
|
#define GIO_KEY_SCAN1 2
|
|
#define GIO_KEY_SCAN2 3
|
|
#define GIO_KEY_SCAN3 4
|
|
#define GIO_KEY_SCAN4 5
|
|
#define GIO_MS_DETECT 5
|
|
#define GIO_DM9000A_INT 6
|
|
#define GIO_MMC_DETECT 8
|
|
#define GIO_CFC_DETECT 9
|
|
#define GIO_VIDEO_IN 10
|
|
#define GIO_LED_RED 16
|
|
#define GIO_LED_GREEN 17
|
|
#define GIO_CFC_ENABLE 25
|
|
#define GIO_I2C_SCL 30
|
|
#define GIO_I2C_SDA 31
|
|
#define GIO_ENA_VIDEO 32
|
|
#define GIO_CFC_RESET 36
|
|
#define GIO_CFC_STSCHG 37
|
|
|
|
/************************************************************************************
|
|
* Inline Functions
|
|
************************************************************************************/
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#endif
|
|
|
|
#endif /* __ARCH_BOARD_BOARD_H */
|