Gregory Nutt
|
588d2b506f
|
Xtensa ESP32: Oddly, an rsync barrier when writing to co-processor register corrects problem.
|
2016-12-21 08:04:48 -06:00 |
|
Gregory Nutt
|
63d5ab5b67
|
Add logic to attach inter-CPU interrupts. Fix some compilation errors.
|
2016-10-30 16:15:04 -06:00 |
|
Gregory Nutt
|
d346f25aae
|
Xtensa/ESP32: Fix some compile issues related to new co-processor logic
|
2016-10-29 10:27:46 -06:00 |
|
Gregory Nutt
|
ccf5b4e357
|
Xtensa: Cleanup of co-processor logic; remove some unnecessary things.
|
2016-10-29 09:36:33 -06:00 |
|
Gregory Nutt
|
be2a801e30
|
Xtensa: Add xtensa_coproc.h
|
2016-10-28 10:33:20 -06:00 |
|
Gregory Nutt
|
4cf60022ca
|
Xtensa: Correct some compile issues
|
2016-10-23 16:25:55 -06:00 |
|
Gregory Nutt
|
6bbe55602c
|
Xtensa: Add tie.h
|
2016-10-23 13:25:41 -06:00 |
|
Gregory Nutt
|
1fcced12eb
|
Xtensa: Timer code now compiles okay
|
2016-10-23 11:31:48 -06:00 |
|
Gregory Nutt
|
9f06b13ffb
|
Xtensa: Add core.h header file
|
2016-10-23 10:43:16 -06:00 |
|
Gregory Nutt
|
a9a4f6384d
|
Xtensa: Add interrupt enable/disable controls. Add dummy timer and IRQ initialization.
|
2016-10-23 08:00:17 -06:00 |