armv8-m: Fix MPU Attribute Indirection reg offsets
Both MPU_MAIR0 and MPU_MAIR1 were off by 0x10. Signed-off-by: Michael Jung <michael.jung@secore.ly>
This commit is contained in:
parent
16b6d365e9
commit
d4cbb4f5b8
|
@ -59,9 +59,9 @@
|
|||
#define MPU_RBAR_A3_OFFSET 0x0024
|
||||
#define MPU_RLAR_A3_OFFSET 0x0028
|
||||
|
||||
#define MPU_MAIR_OFFSET(n) (0x0040 + 4 * ((n) >> 2))
|
||||
#define MPU_MAIR0_OFFSET 0x0040 /* MPU Memory Attribute Indirection Register 0 */
|
||||
#define MPU_MAIR1_OFFSET 0x0044 /* MPU Memory Attribute Indirection Register 1 */
|
||||
#define MPU_MAIR_OFFSET(n) (0x0030 + 4 * ((n) >> 2))
|
||||
#define MPU_MAIR0_OFFSET 0x0030 /* MPU Memory Attribute Indirection Register 0 */
|
||||
#define MPU_MAIR1_OFFSET 0x0034 /* MPU Memory Attribute Indirection Register 1 */
|
||||
|
||||
/* MPU Register Addresses */
|
||||
|
||||
|
|
Loading…
Reference in New Issue