SAMA5: Add configuration to assign an XDMAC channel to an HSMCI
This commit is contained in:
parent
ff5cb9410c
commit
4621a3b81f
|
@ -8,15 +8,22 @@ CP15 Coprocessor 15 (ARM)
|
|||
DEVIF Device Interface (networking)
|
||||
DAC Digital to Analog Conversion
|
||||
DEV Device
|
||||
DMA Direct Memory Access (hardware)
|
||||
DMAC DMA Controller (hardware)
|
||||
DRAM Dynamic RAM
|
||||
FAT File Allocation Table
|
||||
FTL FLASH Translation Layer
|
||||
FAT File Allocation Table (file systems)
|
||||
FTL FLASH Translation Layer (MTD)
|
||||
HSMCI High Speed Memory Card Interface (Atmel)
|
||||
I/O Input/Output
|
||||
IP Internet Protocol (version 4?) (networking)
|
||||
IPv6 Internet Protocol Version 6 (networking)
|
||||
IRQ Interrupt Request
|
||||
I2C Inter-Integrated Circuit
|
||||
I2S Inter IC Sound
|
||||
ICMP Internet Control Message Protocol (networking)
|
||||
IOB I/O Buffer (networking)
|
||||
LIBC The "C" Library
|
||||
MCI Memory Card Interface
|
||||
MM Memory Management/Manager
|
||||
MMAP Memory Map
|
||||
MMC Multi-Media Card
|
||||
|
@ -32,8 +39,12 @@ PID Peripheral ID (Atmel SAM)
|
|||
PWM Pulse Width Modulation
|
||||
PKT "Raw" Packet socket (networking)
|
||||
RAM Random Access Memory
|
||||
RTC Real Time Clock
|
||||
RTCC Real Time Clock/Calendar
|
||||
SAIC Secure Advanced Interrupt Controller (Atmel SAM)
|
||||
SD Secure Digital
|
||||
SDIO Secure Digital I/O
|
||||
SMC Static Memory Controller (hardware)
|
||||
SPI Serial Periperhal Interface
|
||||
TCP Transmission Control Protocol (networking)
|
||||
TSC Touchscreen Controller
|
||||
|
@ -43,5 +54,4 @@ UART Universal Asynchronous Receiver/Transmitter
|
|||
USB Universal Serial Bus
|
||||
USART Universal Synchronous/Asynchronous Receiver/Transmitter
|
||||
WDT Watchdog Timer
|
||||
|
||||
|
||||
XDMAC Extended DMA Controller (Atmel)
|
||||
|
|
Loading…
Reference in New Issue