fix incorrect clock setup for LPTIM1
This commit is contained in:
parent
cb1d0f90a5
commit
106f87d9ed
|
@ -407,18 +407,18 @@ static inline void rcc_enableapb1(void)
|
||||||
regval |= RCC_APB1ENR1_OPAMPEN;
|
regval |= RCC_APB1ENR1_OPAMPEN;
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
#ifdef CONFIG_STM32L4_LPTIM1
|
||||||
|
/* Low power timer 1 clock enable */
|
||||||
|
|
||||||
|
regval |= RCC_APB1ENR1_LPTIM1EN;
|
||||||
|
#endif
|
||||||
|
|
||||||
putreg32(regval, STM32L4_RCC_APB1ENR1); /* Enable peripherals */
|
putreg32(regval, STM32L4_RCC_APB1ENR1); /* Enable peripherals */
|
||||||
|
|
||||||
/* Second APB1 register */
|
/* Second APB1 register */
|
||||||
|
|
||||||
regval = getreg32(STM32L4_RCC_APB1ENR2);
|
regval = getreg32(STM32L4_RCC_APB1ENR2);
|
||||||
|
|
||||||
#ifdef CONFIG_STM32L4_LPTIM1
|
|
||||||
/* Low power timer 1 clock enable */
|
|
||||||
|
|
||||||
regval |= RCC_APB1ENR2_LPTIM1EN;
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#ifdef CONFIG_STM32L4_LPUART1
|
#ifdef CONFIG_STM32L4_LPUART1
|
||||||
/* Low power uart clock enable */
|
/* Low power uart clock enable */
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue