mirror of https://github.com/thesofproject/sof.git
130 lines
3.4 KiB
Plaintext
130 lines
3.4 KiB
Plaintext
#
|
|
# Topology for SKL+ HDA Generic machine w/ iDISP codec only
|
|
#
|
|
|
|
# if XPROC is not defined, define with default pipe
|
|
ifdef(`DMICPROC', , `define(DMICPROC, eq-iir-volume)')
|
|
ifdef(`DMIC16KPROC', , `define(DMIC16KPROC, eq-iir-volume)')
|
|
|
|
# Include topology builder
|
|
include(`utils.m4')
|
|
include(`dai.m4')
|
|
include(`pipeline.m4')
|
|
include(`hda.m4')
|
|
|
|
# Include TLV library
|
|
include(`common/tlv.m4')
|
|
|
|
# Include Token library
|
|
include(`sof/tokens.m4')
|
|
|
|
# Include bxt DSP configuration
|
|
include(`platform/intel/bxt.m4')
|
|
|
|
# Define pipeline id for intel-generic-dmic.m4
|
|
# to generate dmic setting
|
|
|
|
ifelse(CHANNELS, `0', ,
|
|
`
|
|
define(DMIC_PCM_48k_ID, `6')
|
|
define(DMIC_PCM_16k_ID, `7')
|
|
define(DMIC_DAI_LINK_48k_ID, `6')
|
|
define(DMIC_DAI_LINK_16k_ID, `7')
|
|
define(DMIC_PIPELINE_48k_ID, `5')
|
|
define(DMIC_PIPELINE_16k_ID, `6')
|
|
|
|
include(`platform/intel/intel-generic-dmic.m4')
|
|
'
|
|
)
|
|
|
|
#
|
|
# Define the pipelines
|
|
#
|
|
# PCM1 ----> volume -----> iDisp1
|
|
# PCM2 ----> volume -----> iDisp2
|
|
# PCM3 ----> volume -----> iDisp3
|
|
#
|
|
|
|
dnl PIPELINE_PCM_ADD(pipeline,
|
|
dnl pipe id, pcm, max channels, format,
|
|
dnl period, priority, core,
|
|
dnl pcm_min_rate, pcm_max_rate, pipeline_rate,
|
|
dnl time_domain, sched_comp)
|
|
|
|
# Low Latency playback pipeline 2 on PCM 1 using max 2 channels of s32le.
|
|
# Set 1000us deadline on core 0 with priority 0
|
|
PIPELINE_PCM_ADD(sof/pipe-volume-playback.m4,
|
|
2, 1, 2, s32le,
|
|
1000, 0, 0,
|
|
48000, 48000, 48000)
|
|
|
|
# Low Latency playback pipeline 3 on PCM 2 using max 2 channels of s32le.
|
|
# Set 1000us deadline on core 0 with priority 0
|
|
PIPELINE_PCM_ADD(sof/pipe-volume-playback.m4,
|
|
3, 2, 2, s32le,
|
|
1000, 0, 0,
|
|
48000, 48000, 48000)
|
|
|
|
# Low Latency playback pipeline 4 on PCM 3 using max 2 channels of s32le.
|
|
# Set 1000us deadline on core 0 with priority 0
|
|
PIPELINE_PCM_ADD(sof/pipe-volume-playback.m4,
|
|
4, 3, 2, s32le,
|
|
1000, 0, 0,
|
|
48000, 48000, 48000)
|
|
|
|
#
|
|
# DAIs configuration
|
|
#
|
|
|
|
dnl DAI_ADD(pipeline,
|
|
dnl pipe id, dai type, dai_index, dai_be,
|
|
dnl buffer, periods, format,
|
|
dnl deadline, priority, core)
|
|
|
|
# playback DAI is iDisp1 using 2 periods
|
|
# Buffers use s32le format, 1000us deadline on core 0 with priority 0
|
|
DAI_ADD(sof/pipe-dai-playback.m4,
|
|
2, HDA, 0, iDisp1,
|
|
PIPELINE_SOURCE_2, 2, s32le,
|
|
1000, 0, 0, SCHEDULE_TIME_DOMAIN_TIMER)
|
|
|
|
# playback DAI is iDisp2 using 2 periods
|
|
# Buffers use s32le format, 1000us deadline on core 0 with priority 0
|
|
DAI_ADD(sof/pipe-dai-playback.m4,
|
|
3, HDA, 1, iDisp2,
|
|
PIPELINE_SOURCE_3, 2, s32le,
|
|
1000, 0, 0, SCHEDULE_TIME_DOMAIN_TIMER)
|
|
|
|
# playback DAI is iDisp3 using 2 periods
|
|
# Buffers use s32le format, 1000us deadline on core 0 with priority 0
|
|
DAI_ADD(sof/pipe-dai-playback.m4,
|
|
4, HDA, 2, iDisp3,
|
|
PIPELINE_SOURCE_4, 2, s32le,
|
|
1000, 0, 0, SCHEDULE_TIME_DOMAIN_TIMER)
|
|
|
|
# PCM Low Latency, id 0
|
|
dnl PCM_PLAYBACK_ADD(name, pcm_id, playback)
|
|
PCM_PLAYBACK_ADD(HDMI1, 1, PIPELINE_PCM_2)
|
|
PCM_PLAYBACK_ADD(HDMI2, 2, PIPELINE_PCM_3)
|
|
PCM_PLAYBACK_ADD(HDMI3, 3, PIPELINE_PCM_4)
|
|
|
|
#
|
|
# BE configurations - overrides config in ACPI if present
|
|
#
|
|
|
|
# 3 HDMI/DP outputs (ID: 1,2,3)
|
|
DAI_CONFIG(HDA, 0, 1, iDisp1,
|
|
HDA_CONFIG(HDA_CONFIG_DATA(HDA, 0, 48000, 2)))
|
|
DAI_CONFIG(HDA, 1, 2, iDisp2,
|
|
HDA_CONFIG(HDA_CONFIG_DATA(HDA, 1, 48000, 2)))
|
|
DAI_CONFIG(HDA, 2, 3, iDisp3,
|
|
HDA_CONFIG(HDA_CONFIG_DATA(HDA, 2, 48000, 2)))
|
|
|
|
VIRTUAL_DAPM_ROUTE_OUT(iDisp1_out, HDA, 0, OUT, 2)
|
|
VIRTUAL_DAPM_ROUTE_OUT(iDisp2_out, HDA, 1, OUT, 3)
|
|
VIRTUAL_DAPM_ROUTE_OUT(iDisp3_out, HDA, 2, OUT, 4)
|
|
|
|
VIRTUAL_WIDGET(iDisp3 Tx, out_drv, 0)
|
|
VIRTUAL_WIDGET(iDisp2 Tx, out_drv, 1)
|
|
VIRTUAL_WIDGET(iDisp1 Tx, out_drv, 2)
|