OrgACRN
/
sof
mirror of https://github.com/thesofproject/sof.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
307 Commits 190 Branches 209 Tags 54 MiB
C 65.6%
M4 11.1%
Assembly 6.5%
Python 5.4%
MATLAB 5.1%
Other 6.2%
Go to file
Ranjani Sridharan 034b06f43a volume: fix for DC offset and handling of sign extension for 24-bit samples 
This patch fixes the DC offsets introduced in the volume component
due to shifts and handles sign extension for 24-bit input samples

Signed-off-by: Ranjani Sridharan <ranjani.sridharan@linux.intel.com>
 		2017-10-20 08:54:44 +01:00
src volume: fix for DC offset and handling of sign extension for 24-bit samples 2017-10-20 08:54:44 +01:00
.gitignore gitigore: ignore disassembly and mapfiles 2017-09-25 12:52:10 +01:00
LICENCE core: initial import of open source DSP firmware 2016-09-22 16:02:43 +01:00
Makefile.am build: fix generation of commit ID and build number 2017-06-06 13:17:22 +01:00
README readme: Fix DSP compiler tool directy setting for platform build 2016-10-31 23:31:05 +00:00
autogen.sh core: initial import of open source DSP firmware 2016-09-22 16:02:43 +01:00
build-all.sh build-all: run autogen and fail on any errors 2017-06-06 13:17:22 +01:00
configure.ac sof: check for missing prototypes 2017-09-27 10:54:34 +01:00
git-version.sh build: fix generation of commit ID and build number 2017-06-06 13:17:22 +01:00

README 

Build Instructions

1) Run "autogen.sh" 

2) Run the following configure based on your platform.

Baytrail :-

./configure --with-arch=xtensa --with-platform=baytrail --with-root-dir=~/source/reef/xtensa-byt-elf --host=xtensa-byt-elf host_alias=xtensa-byt-elf

Cherrytrail :-

./configure --with-arch=xtensa --with-platform=cherrytrail --with-root-dir=~/source/reef/xtensa-byt-elf --host=xtensa-byt-elf host_alias=xtensa-byt-elf

3) make

4) make bin