OrgACRN
/
sof
mirror of https://github.com/thesofproject/sof.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

host-testbench.sh: add FullTest variable and set 0 by default 

FullTest variable is by default 0. When fulltest is required,
set the variable and run the script like,

$ FullTest=1 ./scripts/host-testbench.sh

Signed-off-by: Fred Oh <fred.oh@linux.intel.com>
This commit is contained in:
Fred Oh 2022-08-30 10:59:33 -07:00 committed by Liam Girdwood
parent 6b744bcc63
commit 8136e514bf
1 changed files with 15 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
scripts/host-testbench.sh
View File

@ -82,32 +82,35 @@ rm -rf ./*.raw
# create input zeros raw file
head -c ${INPUT_FILE_SIZE} < /dev/zero > zeros_in.raw
# by default quick test
FullTest=${FullTest:-0}
# test with volume
test_component volume 16 16 48000 0
test_component volume 24 24 48000 0
test_component volume 32 32 48000 0
test_component volume 16 16 48000 "$FullTest"
test_component volume 24 24 48000 "$FullTest"
test_component volume 32 32 48000 "$FullTest"
# test with eq-iir
test_component eq-iir 16 16 48000 0
test_component eq-iir 24 24 48000 0
test_component eq-iir 32 32 48000 0
test_component eq-iir 16 16 48000 "$FullTest"
test_component eq-iir 24 24 48000 "$FullTest"
test_component eq-iir 32 32 48000 "$FullTest"
# test with eq-fir
test_component eq-fir 32 32 48000 0
test_component eq-fir 32 32 48000 "$FullTest"
# test with dcblock
test_component dcblock 32 32 48000 0
test_component dcblock 32 32 48000 "$FullTest"
# test with drc
test_component drc 32 32 48000 0
test_component drc 32 32 48000 "$FullTest"
# test with multiband-drc
test_component multiband-drc 32 32 48000 0
test_component multiband-drc 32 32 48000 "$FullTest"
# test with src
test_component src 24 24 48000 0
test_component src 24 24 48000 "$FullTest"
# test with tdfb
test_component tdfb 32 32 48000 0
test_component tdfb 32 32 48000 "$FullTest"
echo "All tests are done!"