mirror of https://github.com/thesofproject/sof.git
platform: tigerlake: remove unused definitions
Zephyr native platforms do not need to have low-level definitions in the platform.h file. These are now handled by Zephyr board files, so stick to a single place for the definitions and remove the values from here. Signed-off-by: Kai Vehmanen <kai.vehmanen@linux.intel.com>
This commit is contained in:
parent
a89b9d41e5
commit
2a4cf9af4c
|
@ -13,15 +13,9 @@
|
|||
#ifndef __PLATFORM_PLATFORM_H__
|
||||
#define __PLATFORM_PLATFORM_H__
|
||||
|
||||
#define PLATFORM_RESET_MHE_AT_BOOT 1
|
||||
|
||||
#define PLATFORM_MEM_INIT_AT_BOOT 1
|
||||
|
||||
#if !defined(__ASSEMBLER__) && !defined(LINKER)
|
||||
|
||||
#include <rtos/interrupt.h>
|
||||
#include <rtos/clk.h>
|
||||
#include <sof/lib/mailbox.h>
|
||||
#include <stddef.h>
|
||||
#include <stdint.h>
|
||||
|
||||
|
@ -37,23 +31,8 @@ struct timer;
|
|||
*/
|
||||
#define PLATFORM_DEFAULT_CLOCK CLK_SSP
|
||||
|
||||
#define MAX_GPDMA_COUNT 2
|
||||
|
||||
/* Host page size */
|
||||
#define HOST_PAGE_SIZE 4096
|
||||
#define PLATFORM_PAGE_TABLE_SIZE 256
|
||||
|
||||
/* IDC Interrupt */
|
||||
#define PLATFORM_IDC_INTERRUPT IRQ_EXT_IDC_LVL2
|
||||
#define PLATFORM_IDC_INTERRUPT_NAME irq_name_level2
|
||||
|
||||
/* IPC Interrupt */
|
||||
#define PLATFORM_IPC_INTERRUPT IRQ_EXT_IPC_LVL2
|
||||
#define PLATFORM_IPC_INTERRUPT_NAME irq_name_level2
|
||||
|
||||
/* pipeline IRQ */
|
||||
#define PLATFORM_SCHEDULE_IRQ IRQ_NUM_SOFTWARE2
|
||||
#define PLATFORM_SCHEDULE_IRQ_NAME NULL
|
||||
|
||||
/* Platform stream capabilities */
|
||||
#define PLATFORM_MAX_CHANNELS 8
|
||||
|
@ -62,52 +41,9 @@ struct timer;
|
|||
/* local buffer size of DMA tracing */
|
||||
#define DMA_TRACE_LOCAL_SIZE (HOST_PAGE_SIZE * 2)
|
||||
|
||||
/* trace bytes flushed during panic */
|
||||
#define DMA_FLUSH_TRACE_SIZE (MAILBOX_TRACE_SIZE >> 2)
|
||||
|
||||
/* the interval of DMA trace copying */
|
||||
#define DMA_TRACE_PERIOD 500000
|
||||
|
||||
/*
|
||||
* the interval of reschedule DMA trace copying in special case like half
|
||||
* fullness of local DMA trace buffer
|
||||
*/
|
||||
#define DMA_TRACE_RESCHEDULE_TIME 500
|
||||
|
||||
/* DSP default delay in cycles */
|
||||
#define PLATFORM_DEFAULT_DELAY 12
|
||||
|
||||
/* minimal L1 exit time in cycles */
|
||||
#define PLATFORM_FORCE_L1_EXIT_TIME 985
|
||||
|
||||
/* the SSP port fifo depth */
|
||||
#define SSP_FIFO_DEPTH 16
|
||||
|
||||
/* the watermark for the SSP fifo depth setting */
|
||||
#define SSP_FIFO_WATERMARK 8
|
||||
|
||||
/* minimal SSP port delay in cycles */
|
||||
#define PLATFORM_SSP_DELAY 1600
|
||||
|
||||
/* timeout tries and delay for powering up secondary core */
|
||||
#define PLATFORM_PM_RUNTIME_DSP_TRIES 32
|
||||
#define PLATFORM_PM_RUNTIME_DSP_DELAY 256
|
||||
|
||||
/* Platform defined trace code */
|
||||
static inline void platform_panic(uint32_t p)
|
||||
{
|
||||
mailbox_sw_reg_write(SRAM_REG_FW_STATUS, p & 0x3fffffff);
|
||||
ipc_write(IPC_DIPCIDD, MAILBOX_EXCEPTION_OFFSET + 2 * 0x20000);
|
||||
ipc_write(IPC_DIPCIDR, 0x80000000 | (p & 0x3fffffff));
|
||||
}
|
||||
|
||||
/**
|
||||
* \brief Platform specific CPU entering idle.
|
||||
* May be power-optimized using platform specific capabilities.
|
||||
* @param level Interrupt level.
|
||||
*/
|
||||
void platform_wait_for_interrupt(int level);
|
||||
|
||||
extern intptr_t _module_init_start;
|
||||
extern intptr_t _module_init_end;
|
||||
|
||||
|
|
Loading…
Reference in New Issue