OrgACRN
/
sof
mirror of https://github.com/thesofproject/sof.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

platform: imx8m: Fix FIFO depth for i.MX8M 

On i.MX8M series, SAI FIFO is configured to hold 128 words.
(128 x 32 bits).

Signed-off-by: Daniel Baluta <daniel.baluta@nxp.com>
This commit is contained in:
Daniel Baluta 2020-04-22 21:33:32 +03:00 committed by Liam Girdwood
parent 1a5fc0f188
commit 29414aa25e
2 changed files with 7 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/include/sof/drivers/sai.h
View File

@ -231,7 +231,12 @@
#define SAI_FLAG_PMQOS BIT(0) #define SAI_FLAG_PMQOS BIT(0)
#ifdef CONFIG_IMX8M
#define SAI_FIFO_WORD_SIZE 128
#else
#define SAI_FIFO_WORD_SIZE 64 #define SAI_FIFO_WORD_SIZE 64
#endif
/* Divides down the audio master clock to generate the bit clock when /* Divides down the audio master clock to generate the bit clock when
* configured for an internal bit clock. * configured for an internal bit clock.
* The division value is (DIV + 1) * 2. * The division value is (DIV + 1) * 2.

4
src/platform/imx8m/lib/dai.c
View File

@ -20,13 +20,13 @@ static SHARED_DATA struct dai sai[] = {
.base = SAI_3_BASE, .base = SAI_3_BASE,
.fifo[SOF_IPC_STREAM_PLAYBACK] = { .fifo[SOF_IPC_STREAM_PLAYBACK] = {
.offset = SAI_3_BASE + REG_SAI_TDR0, .offset = SAI_3_BASE + REG_SAI_TDR0,
.depth = 16, .depth = 128, /* in 4 bytes words */
/* Handshake is SDMA hardware event */ /* Handshake is SDMA hardware event */
.handshake = 5, .handshake = 5,
}, },
.fifo[SOF_IPC_STREAM_CAPTURE] = { .fifo[SOF_IPC_STREAM_CAPTURE] = {
.offset = SAI_3_BASE + REG_SAI_RDR0, .offset = SAI_3_BASE + REG_SAI_RDR0,
.depth = 16, .depth = 128, /* in 4 bytes words */
.handshake = 4, .handshake = 4,
}, },
}, },