2017-12-18 11:52:13 +08:00
|
|
|
#
|
|
|
|
# Topology for pass through pipeline
|
|
|
|
#
|
|
|
|
|
|
|
|
# Include topology builder
|
2018-03-06 06:17:12 +08:00
|
|
|
include(`pipeline.m4')
|
|
|
|
include(`dai.m4')
|
|
|
|
include(`utils.m4')
|
2017-12-18 11:52:13 +08:00
|
|
|
|
|
|
|
# Include TLV library
|
|
|
|
include(`common/tlv.m4')
|
|
|
|
|
|
|
|
# Include Token library
|
|
|
|
include(`sof/tokens.m4')
|
|
|
|
|
|
|
|
# Include Baytrail DSP configuration
|
|
|
|
include(`dsps/byt.m4')
|
|
|
|
|
|
|
|
#
|
|
|
|
# Machine Specific Config - !! MUST BE SET TO MATCH TEST MACHINE DRIVER !!
|
|
|
|
#
|
|
|
|
# TEST_PIPE_NAME - Pipe name
|
|
|
|
# TEST_DAI_LINK_NAME - BE DAI link name e.g. "NoCodec"
|
|
|
|
# TEST_SSP_PORT - SSP port number e.g. 2
|
|
|
|
# TEST_SSP_FORMAT - SSP data format e.g s16le
|
|
|
|
# TEST_PIPE_FORMAT - Pipeline format e.g. s16le
|
2017-12-25 20:42:16 +08:00
|
|
|
# TEST_SSP_MCLK - SSP MCLK in Hz
|
2017-12-18 11:52:13 +08:00
|
|
|
# TEST_SSP_BCLK - SSP BCLK in Hz
|
|
|
|
# TEST_SSP_PHY_BITS - SSP physical slot size
|
|
|
|
# TEST_SSP_DATA_BITS - SSP data slot size
|
|
|
|
#
|
|
|
|
|
|
|
|
#
|
|
|
|
# Define the pipeline
|
|
|
|
#
|
|
|
|
# PCM0 <---> SSP TEST_SSP_PORT
|
|
|
|
#
|
|
|
|
|
|
|
|
# Passthrough playback pipeline 1 on PCM 0 using max 2 channels of s24le.
|
|
|
|
# Schedule 48 frames per 1000us deadline on core 0 with priority 0
|
|
|
|
# Use DMAC 0 channel 1 for PCM audio playback data
|
|
|
|
|
|
|
|
PIPELINE_PCM_DAI_ADD(sof/pipe-TEST_PIPE_NAME-playback.m4,
|
|
|
|
1, 0, 2, TEST_PIPE_FORMAT,
|
|
|
|
48, 1000, 0, 0, 0, 1,
|
|
|
|
SSP, TEST_SSP_PORT, TEST_SSP_FORMAT, 2)
|
|
|
|
#
|
|
|
|
# DAI configuration
|
|
|
|
#
|
|
|
|
# SSP port TEST_SSP_PORT is our only pipeline DAI
|
|
|
|
#
|
|
|
|
|
|
|
|
# playback DAI is SSP TEST_SSP_PORT using 2 periods
|
|
|
|
# Buffers use s24le format, with 48 frame per 1000us on core 0 with priority 0
|
|
|
|
DAI_ADD(sof/pipe-dai-playback.m4,
|
2018-03-14 04:18:19 +08:00
|
|
|
1, SSP, TEST_SSP_PORT, TEST_DAI_LINK_NAME,
|
2017-12-18 11:52:13 +08:00
|
|
|
PIPELINE_SOURCE_1, 2, TEST_SSP_FORMAT,
|
|
|
|
48, 1000, 0, 0)
|
|
|
|
|
|
|
|
# PCM Passthrough
|
|
|
|
PCM_PLAYBACK_ADD(Passthrough, 3, 0, 0, PIPELINE_PCM_1)
|
|
|
|
|
|
|
|
#
|
|
|
|
# BE configurations - overrides config in ACPI if present
|
|
|
|
#
|
|
|
|
# Clocks masters wrt codec
|
|
|
|
#
|
|
|
|
# TEST_SSP_DATA_BITS bit I2S using TEST_SSP_PHY_BITS bit sample conatiner on SSP TEST_SSP_PORT
|
|
|
|
#
|
|
|
|
DAI_CONFIG(SSP, TEST_SSP_PORT, TEST_DAI_LINK_NAME, I2S, TEST_SSP_DATA_BITS,
|
2017-12-25 20:42:16 +08:00
|
|
|
DAI_CLOCK(mclk, TEST_SSP_MCLK, slave),
|
2017-12-18 11:52:13 +08:00
|
|
|
DAI_CLOCK(bclk, TEST_SSP_BCLK, slave),
|
|
|
|
DAI_CLOCK(fsync, 48000, slave),
|
|
|
|
DAI_TDM(2, TEST_SSP_PHY_BITS, 3, 3))
|