OrgACRN
/
slimbootloader
mirror of https://github.com/slimbootloader/slimbootloader.git
1
0
Fork 0
Code Issues Releases Wiki Activity

[ADLP] Enable UFS configuration (#1580) 

This patch enabled UFS configuration on ADLP platform

Signed-off-by: Raghava Gudla <raghava.gudla@intel.com>
This commit is contained in:
Raghava Gudla 2022-05-20 17:44:54 -07:00 committed by GitHub
parent 5d792b35f8
commit f8ffd17c39
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
4 changed files with 48 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
Platform/AlderlakeBoardPkg/CfgData/CfgData_Silicon.yaml
View File

@ -352,6 +352,13 @@
Describe the specific over current pin number of USBC Port N.
length : 0x0008
value : {0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF}
- PchUfsEnable :
name : Enable PCH UFS
type : EditNum, HEX, (0x0, 0x1)
help : >
Enable/Disable UFS controllers 1 and 2. 0- Disable; 1- Enable.
length : 0x02
value : {0x00, 0x00}
- PchIshI2cEnable :
condition : $(COND_S0IX_DIS)
name : Enable PCH ISH I2C pins assigned
@ -453,5 +460,5 @@
length : 0x01
value : 0x1
- SiliconRsvd :
length : 0x00
length : 0x02
value : 0x00

14
Platform/AlderlakeBoardPkg/Library/FspmUpdUpdateLib/FspmUpdUpdateLib.c
View File

@ -652,5 +652,19 @@ UpdateFspConfig (
DEBUG ((DEBUG_INFO, "Stage 1B S0ix config applied.\n"));
}
}
//
// Enable ISH incase if UFS is enabled.
//
if ((SiCfgData != NULL) && ((SiCfgData->PchUfsEnable[0] == 1) || (SiCfgData->PchUfsEnable[1] == 1))) {
if (IsPchLp ()) {
switch (GetPlatformId ()) {
case PLATFORM_ID_ADL_P_LP4_RVP:
case PLATFORM_ID_ADL_P_LP5_RVP:
case PLATFORM_ID_ADL_P_DDR5_RVP:
Fspmcfg->PchIshEnable = 1;
}
}
}
}

4
Platform/AlderlakeBoardPkg/Library/FspsUpdUpdateLib/FspsUpdUpdateLib.c
View File

@ -1002,8 +1002,8 @@ UpdateFspConfig (
FspsConfig->TdcTimeWindow[0] = 0x3e8;
FspsConfig->TdcTimeWindow[1] = 0x3e8;
FspsConfig->PchLockDownBiosLock = 0x1;
FspsConfig->UfsEnable[0] = 0x0;
FspsConfig->UfsEnable[1] = 0x0;
FspsConfig->UfsEnable[0] = SiCfgData->PchUfsEnable[0];
FspsConfig->UfsEnable[1] = SiCfgData->PchUfsEnable[1];
FspsConfig->IehMode = 0x0;
FspsConfig->PortResetMessageEnable[0] = 0x1;
FspsConfig->PortResetMessageEnable[1] = 0x1;

24
Platform/AlderlakeBoardPkg/Library/Stage1BBoardInitLib/Stage1BBoardInitLib.c
View File

@ -68,6 +68,30 @@ CONST PLT_DEVICE mPlatformDevices[] = {
.Type = OsBootDeviceNvme,
.Instance = 1
},
{
.Dev = {
.PciDev = {
.PciFunctionNumber = 0,
.PciDeviceNumber = 18,
.PciBusNumber = 5,
.IsMmioDevice = 0
}
},
.Type = OsBootDeviceUfs,
.Instance = 0
},
{
.Dev = {
.PciDev = {
.PciFunctionNumber = 0,
.PciDeviceNumber = 18,
.PciBusNumber = 7,
.IsMmioDevice = 0
}
},
.Type = OsBootDeviceUfs,
.Instance = 1
},
{
.Dev = {
.PciDev = {