OrgACRN
/
slimbootloader
mirror of https://github.com/slimbootloader/slimbootloader.git
1
0
Fork 0
Code Issues Releases Wiki Activity

[ADL] Add a new platform 

Add a new SO DDR5 platform ID 0x31.

Signed-off-by: Guo Dong <guo.dong@intel.com>
This commit is contained in:
Guo Dong 2022-03-22 21:10:36 -07:00
parent 7e6c2dee2f
commit eb91954c66
5 changed files with 9 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
Platform/AlderlakeBoardPkg/Include/PlatformBoardId.h
View File

@ -55,4 +55,7 @@ Defines Platform BoardIds
#define BoardIdTestSDdr5UDimm1DRvp 0x39
#define PLATFORM_ID_TEST_S_DDR5_UDIMM_RVP 0x19
#define BoardIdTestSDdr5SODimmRvp 0x31 // S17
#define PLATFORM_ID_TEST_S_DDR5_SODIMM_RVP 0x11
#endif // _PLATFORM_BOARD_ID_H_

1
Platform/AlderlakeBoardPkg/Library/FspmUpdUpdateLib/FspmUpdUpdateLib.c
View File

@ -520,6 +520,7 @@ UpdateFspConfig (
CopyMem(SaDisplayConfigTable, (VOID *)(UINTN)mAdlPSEdpHdmiDisplayDdiConfig, sizeof(mAdlPSEdpHdmiDisplayDdiConfig));
break;
case PLATFORM_ID_TEST_S_DDR5_UDIMM_RVP:
case PLATFORM_ID_TEST_S_DDR5_SODIMM_RVP:
// DP + DP
CopyMem(SaDisplayConfigTable, (VOID *)(UINTN)mTestSDdr5RowDisplayDdiConfig3, sizeof(mTestSDdr5RowDisplayDdiConfig3));
break;

4
Platform/AlderlakeBoardPkg/Library/Stage1BBoardInitLib/EcSupport.c
View File

@ -282,7 +282,9 @@ GetBoardId (
case BoardIdTestSDdr5UDimm1DRvp:
*PlatformId = PLATFORM_ID_TEST_S_DDR5_UDIMM_RVP;
break;
case BoardIdTestSDdr5SODimmRvp:
*PlatformId = PLATFORM_ID_TEST_S_DDR5_SODIMM_RVP;
break;
default:
DEBUG((DEBUG_INFO, "Unsupported board Id %x .....\n", *PlatformId));
break;

1
Platform/AlderlakeBoardPkg/Library/Stage1BBoardInitLib/Stage1BBoardInitLib.c
View File

@ -601,6 +601,7 @@ DEBUG_CODE_END();
ConfigureGpio (CDATA_NO_TAG, sizeof (mGpioTablePreMemAdlPDdr5Rvp) / sizeof (mGpioTablePreMemAdlPDdr5Rvp[0]), (UINT8*)mGpioTablePreMemAdlPDdr5Rvp);
break;
case PLATFORM_ID_TEST_S_DDR5_UDIMM_RVP:
case PLATFORM_ID_TEST_S_DDR5_SODIMM_RVP:
ConfigureGpio (CDATA_NO_TAG, sizeof (mGpioTableEarlyPreMemTestSDdr5UDimm1DRvp) / sizeof (mGpioTableEarlyPreMemTestSDdr5UDimm1DRvp[0]), (UINT8*)mGpioTableEarlyPreMemTestSDdr5UDimm1DRvp);
break;
case PLATFORM_ID_ADL_PS_DDR5_RVP:

1
Silicon/AlderlakePkg/Library/IgdOpRegionLib/IgdOpRegionLib.c
View File

@ -241,6 +241,7 @@ UpdateVbt (
case PLATFORM_ID_ADL_S_ADP_S_CRB:
case PLATFORM_ID_ADL_S_ADP_S_DDR5_UDIMM_1DC_CRB:
case PLATFORM_ID_TEST_S_DDR5_UDIMM_RVP:
case PLATFORM_ID_TEST_S_DDR5_SODIMM_RVP:
case PLATFORM_ID_ADL_S_ADP_S_DDR4_SODIMM_CRB:
case PLATFORM_ID_ADL_S_ADP_S_DDR5_SODIMM_CRB:
DEBUG((DEBUG_INFO, "UpdateVbt: PLATFORM_ID_ADL_S_ADP_S_CRB .....\n"));