OrgACRN
/
slimbootloader
mirror of https://github.com/slimbootloader/slimbootloader.git
1
0
Fork 0
Code Issues Releases Wiki Activity

Revert "[CMLV] Fix PMC register offset value (#887)" (#951) 

This reverts commit b53de73b53.
Revert the particular commit to solve Gpio error.

Signed-off-by: jinjhuli <jin.jhu.lim@intel.com>
This commit is contained in:
jinjhuli 2021-01-13 06:04:00 +08:00 committed by GitHub
parent e3cedba233
commit 7bbc273c1b
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Silicon/CometlakevPkg/Include/Register/PchRegsPmc.h
View File

@ -69,7 +69,7 @@
#define R_PMC_PWRM_CFG4 0x18E8 #define R_PMC_PWRM_CFG4 0x18E8
#define R_PMC_PWRM_GPIO_CFG 0x1920 #define R_PMC_PWRM_GPIO_CFG 0x120
#define B_PMC_PWRM_GPIO_CFG_GPE0_DW2 (BIT11 | BIT10 | BIT9 | BIT8) #define B_PMC_PWRM_GPIO_CFG_GPE0_DW2 (BIT11 | BIT10 | BIT9 | BIT8)
#define N_PMC_PWRM_GPIO_CFG_GPE0_DW2 8 #define N_PMC_PWRM_GPIO_CFG_GPE0_DW2 8
#define B_PMC_PWRM_GPIO_CFG_GPE0_DW1 (BIT7 | BIT6 | BIT5 | BIT4) #define B_PMC_PWRM_GPIO_CFG_GPE0_DW1 (BIT7 | BIT6 | BIT5 | BIT4)