Dmitry Baryshkov 38a42842a6 phy: qcom-qmp-pcie: sc8180x PCIe PHY has 2 lanes ... commit 1db6b0a424 upstream. All PCIe PHYs on sc8180x platform have 2 lanes, so change the number of lanes to 2. Fixes: f839f14e24 ("phy: qcom-qmp: Add sc8180x PCIe support") Cc: stable@vger.kernel.org # 5.15 Sgned-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Link: https://lore.kernel.org/r/20230331151250.4049-1-dmitry.baryshkov@linaro.org Signed-off-by: Vinod Koul <vkoul@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>		2023-05-11 23:02:59 +09:00
..
allwinner	…
amlogic	…
broadcom	…
cadence	…
freescale	…
hisilicon	…
ingenic	…
intel	…
lantiq	…
marvell	…
mediatek	…
microchip	…
motorola	…
mscc	…
qualcomm	phy: qcom-qmp-pcie: sc8180x PCIe PHY has 2 lanes	2023-05-11 23:02:59 +09:00
ralink	…
renesas	…
rockchip	…
samsung	…
socionext	…
st	…
sunplus	…
tegra	…
ti	…
xilinx	…
Kconfig	…
Makefile	…
phy-can-transceiver.c	…
phy-core-mipi-dphy.c	…
phy-core.c	…
phy-lgm-usb.c	…
phy-lpc18xx-usb-otg.c	…
phy-pistachio-usb.c	…
phy-xgene.c	…