A couple more patches that would be good to get into -rc1.
- Revert an i.MX patch that's causing video failures because division math goes sideways - Fix a clang + W=1 build isue where FIELD_PREP() is taking a 32-bit variable instead of the usual u64 type - Fix a Kconfig bug in the StarFive JH7110 clk config that selects a reset controller when it can't be selected -----BEGIN PGP SIGNATURE----- iQJFBAABCAAvFiEE9L57QeeUxqYDyoaDrQKIl8bklSUFAmRW7qARHHNib3lkQGtl cm5lbC5vcmcACgkQrQKIl8bklSU8gA/8Dee5F/zZR+Y7TJGld2ZF5gTjo+5vWrPP SQ4FTCSZwnslrYcESXL+tfKxGv4JaP+bbWfufbbBYAlapNQZchSnRurg0rvYCIc2 s9NeUbLvPhxJTaBJIOoUzOfzezvPpS9+eEnT6goyvrWrYBz+wolTrsOzI6t2ocyb 9KpBEiaqAUSOmno6mNmqNg48UvBytgtXBnlC3YsqLlKuBZcRBrK/nHO+dUIqb2kO s0fbbnNI2Mal0e3Se25ehW803fl+OhnxshHO4EO+aRvCLhXINgyapFNR2vk1woN2 UM38va+BPyzaI9goXcxMN5JROxGZFTmHMYtrqgimvFwxVDnHdz2jdokaY0fLhAMV mN5Y+J1XBdNui4Pz/iWzldkPWULtbLTCZZQFl1lbAdBcvPSQC+hIcQEFKxg0O4rk d0+B3a2SPfK1X5Ebl+BtOogbTGr616zVHgiiHeU0vxxFbqXboGh+iKJJdvtHA4WF t/y4gH3cx67NneUFMihNs+UqVSVnE6N1+EghTzAubnEIz3ONIQDyvWuTNagDZBWH QRMJz51691OGuSAW6lw9Nnfe0qNFiSzQpJptBT1bJ2GvTzOUI8izNLZ0ah/effuR avHhYGkf7DYggyldEf5eL/iVqUTJ1JYKpRdcuyfLAg4q0UPmRP43n4KdTtZ98wC3 UdusEJ8EqDc= =IxvN -----END PGP SIGNATURE----- Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux Pull clk fixes from Stephen Boyd: "A couple more patches that would be good to get into -rc1: - Revert an i.MX patch that's causing video failures because division math goes sideways - Fix a clang + W=1 build isue where FIELD_PREP() is taking a 32-bit variable instead of the usual u64 type - Fix a Kconfig bug in the StarFive JH7110 clk config that selects a reset controller when it can't be selected" * tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux: clk: starfive: Fix RESET_STARFIVE_JH7110 can't be selected in a specified case clk: sp7021: Adjust width of _m in HWM_FIELD_PREP() Revert "clk: imx: composite-8m: Add support to determine_rate"
This commit is contained in:
commit
d6b8a8c49a
|
@ -41,7 +41,7 @@ enum {
|
|||
/* HIWORD_MASK FIELD_PREP */
|
||||
#define HWM_FIELD_PREP(mask, value) \
|
||||
({ \
|
||||
u32 _m = mask; \
|
||||
u64 _m = mask; \
|
||||
(_m << 16) | FIELD_PREP(_m, value); \
|
||||
})
|
||||
|
||||
|
|
|
@ -119,17 +119,10 @@ static int imx8m_clk_composite_divider_set_rate(struct clk_hw *hw,
|
|||
return ret;
|
||||
}
|
||||
|
||||
static int imx8m_clk_divider_determine_rate(struct clk_hw *hw,
|
||||
struct clk_rate_request *req)
|
||||
{
|
||||
return clk_divider_ops.determine_rate(hw, req);
|
||||
}
|
||||
|
||||
static const struct clk_ops imx8m_clk_composite_divider_ops = {
|
||||
.recalc_rate = imx8m_clk_composite_divider_recalc_rate,
|
||||
.round_rate = imx8m_clk_composite_divider_round_rate,
|
||||
.set_rate = imx8m_clk_composite_divider_set_rate,
|
||||
.determine_rate = imx8m_clk_divider_determine_rate,
|
||||
};
|
||||
|
||||
static u8 imx8m_clk_composite_mux_get_parent(struct clk_hw *hw)
|
||||
|
|
|
@ -26,7 +26,7 @@ config CLK_STARFIVE_JH7110_SYS
|
|||
depends on ARCH_STARFIVE || COMPILE_TEST
|
||||
select AUXILIARY_BUS
|
||||
select CLK_STARFIVE_JH71X0
|
||||
select RESET_STARFIVE_JH7110
|
||||
select RESET_STARFIVE_JH7110 if RESET_CONTROLLER
|
||||
default ARCH_STARFIVE
|
||||
help
|
||||
Say yes here to support the system clock controller on the
|
||||
|
@ -35,9 +35,6 @@ config CLK_STARFIVE_JH7110_SYS
|
|||
config CLK_STARFIVE_JH7110_AON
|
||||
tristate "StarFive JH7110 always-on clock support"
|
||||
depends on CLK_STARFIVE_JH7110_SYS
|
||||
select AUXILIARY_BUS
|
||||
select CLK_STARFIVE_JH71X0
|
||||
select RESET_STARFIVE_JH7110
|
||||
default m if ARCH_STARFIVE
|
||||
help
|
||||
Say yes here to support the always-on clock controller on the
|
||||
|
|
Loading…
Reference in New Issue