dt-bindings: clock: Update the videocc resets for sm8150
[ Upstream commit 3185f96968eedd117ec72ee7b87ead44b6d1bbbd ] Add all the available resets for the video clock controller on sm8150. Signed-off-by: Satya Priya Kakitapalli <quic_skakitap@quicinc.com> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/20231201-videocc-8150-v3-1-56bec3a5e443@quicinc.com Signed-off-by: Bjorn Andersson <andersson@kernel.org> Stable-dep-of: 1fd9a939db24 ("clk: qcom: videocc-sm8150: Update the videocc resets") Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
parent
4f31f357e5
commit
52e2ebc064
|
@ -16,6 +16,10 @@
|
||||||
|
|
||||||
/* VIDEO_CC Resets */
|
/* VIDEO_CC Resets */
|
||||||
#define VIDEO_CC_MVSC_CORE_CLK_BCR 0
|
#define VIDEO_CC_MVSC_CORE_CLK_BCR 0
|
||||||
|
#define VIDEO_CC_INTERFACE_BCR 1
|
||||||
|
#define VIDEO_CC_MVS0_BCR 2
|
||||||
|
#define VIDEO_CC_MVS1_BCR 3
|
||||||
|
#define VIDEO_CC_MVSC_BCR 4
|
||||||
|
|
||||||
/* VIDEO_CC GDSCRs */
|
/* VIDEO_CC GDSCRs */
|
||||||
#define VENUS_GDSC 0
|
#define VENUS_GDSC 0
|
||||||
|
|
Loading…
Reference in New Issue