EDAC/ieh: Add I/O device EDAC support for Intel Tiger Lake-H SoC
Tiger Lake-H SoC shares the same Integrated Error Handler(IEH) architecture with Tiger Lake-U, so can use the same ieh_edac driver. Add Tiger Lake-H IEH device ID for I/O device EDAC support. Signed-off-by: Qiuxu Zhuo <qiuxu.zhuo@intel.com>
This commit is contained in:
parent
fd514a6128
commit
4427341bd6
|
@ -36,7 +36,7 @@
|
|||
|
||||
#include "edac_mc.h"
|
||||
|
||||
#define IEH_REVISION "v1.7"
|
||||
#define IEH_REVISION "v1.8"
|
||||
|
||||
#define EDAC_MOD_STR "ieh_edac"
|
||||
#define IEH_NMI_NAME "ieh"
|
||||
|
@ -179,6 +179,14 @@ static struct ieh_config tgl_u_cfg = {
|
|||
.action = RESTART,
|
||||
};
|
||||
|
||||
/* Tiger Lake-H SoC */
|
||||
#define IEH_DID_TGL_H 0x43af
|
||||
|
||||
static struct ieh_config tgl_h_cfg = {
|
||||
.did = IEH_DID_TGL_H,
|
||||
.action = RESTART,
|
||||
};
|
||||
|
||||
static const char * const severities[] = {
|
||||
[IEH_CORR_ERR] = "correctable",
|
||||
[IEH_NONFATAL_ERR] = "non-fatal uncorrectable",
|
||||
|
@ -529,6 +537,7 @@ static struct notifier_block ieh_mce_dec = {
|
|||
|
||||
static const struct x86_cpu_id ieh_cpuids[] = {
|
||||
X86_MATCH_INTEL_FAM6_MODEL(TIGERLAKE_L, &tgl_u_cfg),
|
||||
X86_MATCH_INTEL_FAM6_MODEL(TIGERLAKE, &tgl_h_cfg),
|
||||
{}
|
||||
};
|
||||
MODULE_DEVICE_TABLE(x86cpu, ieh_cpuids);
|
||||
|
|
Loading…
Reference in New Issue