PCI: add INTEL_HDA_ARL to pci_ids.h
[ Upstream commit 5ec42bf04d72fd6d0a6855810cc779e0ee31dfd7 ] The PCI ID insertion follows the increasing order in the table, but this hardware follows MTL (MeteorLake). Signed-off-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com> Reviewed-by: Péter Ujfalusi <peter.ujfalusi@linux.intel.com> Reviewed-by: Kai Vehmanen <kai.vehmanen@linux.intel.com> Acked-by: Mark Brown <broonie@kernel.org> Link: https://lore.kernel.org/r/20231204212710.185976-2-pierre-louis.bossart@linux.intel.com Signed-off-by: Takashi Iwai <tiwai@suse.de> Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
parent
16786b7090
commit
3b28da57d0
|
@ -3000,6 +3000,7 @@
|
||||||
#define PCI_DEVICE_ID_INTEL_82443GX_0 0x71a0
|
#define PCI_DEVICE_ID_INTEL_82443GX_0 0x71a0
|
||||||
#define PCI_DEVICE_ID_INTEL_82443GX_2 0x71a2
|
#define PCI_DEVICE_ID_INTEL_82443GX_2 0x71a2
|
||||||
#define PCI_DEVICE_ID_INTEL_82372FB_1 0x7601
|
#define PCI_DEVICE_ID_INTEL_82372FB_1 0x7601
|
||||||
|
#define PCI_DEVICE_ID_INTEL_HDA_ARL 0x7728
|
||||||
#define PCI_DEVICE_ID_INTEL_SCH_LPC 0x8119
|
#define PCI_DEVICE_ID_INTEL_SCH_LPC 0x8119
|
||||||
#define PCI_DEVICE_ID_INTEL_SCH_IDE 0x811a
|
#define PCI_DEVICE_ID_INTEL_SCH_IDE 0x811a
|
||||||
#define PCI_DEVICE_ID_INTEL_E6XX_CU 0x8183
|
#define PCI_DEVICE_ID_INTEL_E6XX_CU 0x8183
|
||||||
|
|
Loading…
Reference in New Issue