118 lines
3.6 KiB
C
118 lines
3.6 KiB
C
/*-
|
|
* Copyright (c) 2011 NetApp, Inc.
|
|
* Copyright (c) 2018 Intel Corporation
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY NETAPP, INC ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL NETAPP, INC OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#ifndef VPCI_H_
|
|
#define VPCI_H_
|
|
|
|
#include <pci.h>
|
|
|
|
|
|
struct msix_table_entry {
|
|
uint64_t addr;
|
|
uint32_t data;
|
|
uint32_t vector_control;
|
|
};
|
|
|
|
/* MSI capability structure */
|
|
struct pci_msi {
|
|
uint32_t capoff;
|
|
uint32_t caplen;
|
|
};
|
|
|
|
/* MSI-X capability structure */
|
|
struct pci_msix {
|
|
struct msix_table_entry tables[CONFIG_MAX_MSIX_TABLE_NUM];
|
|
uint64_t mmio_gpa;
|
|
uint64_t mmio_hpa;
|
|
uint64_t mmio_size;
|
|
uint32_t capoff;
|
|
uint32_t caplen;
|
|
uint32_t table_bar;
|
|
uint32_t table_offset;
|
|
uint32_t table_count;
|
|
};
|
|
|
|
union pci_cfgdata {
|
|
uint8_t data_8[PCI_REGMAX + 1U];
|
|
uint16_t data_16[(PCI_REGMAX + 1U) >> 2U];
|
|
uint32_t data_32[(PCI_REGMAX + 1U) >> 4U];
|
|
};
|
|
|
|
struct pci_vdev {
|
|
const struct acrn_vpci *vpci;
|
|
/* The bus/device/function triple of the virtual PCI device. */
|
|
union pci_bdf vbdf;
|
|
|
|
struct pci_pdev *pdev;
|
|
|
|
union pci_cfgdata cfgdata;
|
|
|
|
/* The bar info of the virtual PCI device. */
|
|
struct pci_bar bar[PCI_BAR_COUNT];
|
|
|
|
#ifndef CONFIG_PARTITION_MODE
|
|
struct pci_msi msi;
|
|
struct pci_msix msix;
|
|
#endif
|
|
};
|
|
|
|
struct pci_addr_info {
|
|
union pci_bdf cached_bdf;
|
|
uint32_t cached_reg;
|
|
bool cached_enable;
|
|
};
|
|
|
|
struct acrn_vpci {
|
|
struct acrn_vm *vm;
|
|
struct pci_addr_info addr_info;
|
|
uint32_t pci_vdev_cnt;
|
|
struct pci_vdev pci_vdevs[CONFIG_MAX_PCI_DEV_NUM];
|
|
};
|
|
|
|
int32_t partition_mode_vpci_init(const struct acrn_vm *vm);
|
|
void partition_mode_cfgread(struct acrn_vpci *vpci, union pci_bdf vbdf,
|
|
uint32_t offset, uint32_t bytes, uint32_t *val);
|
|
void partition_mode_cfgwrite(struct acrn_vpci *vpci, union pci_bdf vbdf,
|
|
uint32_t offset, uint32_t bytes, uint32_t val);
|
|
void partition_mode_vpci_deinit(const struct acrn_vm *vm);
|
|
|
|
int32_t sharing_mode_vpci_init(const struct acrn_vm *vm);
|
|
void sharing_mode_cfgread(struct acrn_vpci *vpci, union pci_bdf bdf,
|
|
uint32_t offset, uint32_t bytes, uint32_t *val);
|
|
void sharing_mode_cfgwrite(__unused struct acrn_vpci *vpci, union pci_bdf bdf,
|
|
uint32_t offset, uint32_t bytes, uint32_t val);
|
|
void sharing_mode_vpci_deinit(const struct acrn_vm *vm);
|
|
|
|
void vpci_init(struct acrn_vm *vm);
|
|
void vpci_cleanup(const struct acrn_vm *vm);
|
|
void vpci_set_ptdev_intr_info(const struct acrn_vm *target_vm, uint16_t vbdf, uint16_t pbdf);
|
|
void vpci_reset_ptdev_intr_info(const struct acrn_vm *target_vm, uint16_t vbdf, uint16_t pbdf);
|
|
|
|
#endif /* VPCI_H_ */
|