276 lines
7.1 KiB
C
276 lines
7.1 KiB
C
/*
|
|
* Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <hash.h>
|
|
#include <x86/per_cpu.h>
|
|
#include <x86/guest/vm.h>
|
|
#include <softirq.h>
|
|
#include <ptdev.h>
|
|
#include <irq.h>
|
|
#include <logmsg.h>
|
|
#include <x86/vtd.h>
|
|
|
|
#define PTIRQ_ENTRY_HASHBITS 9U
|
|
#define PTIRQ_ENTRY_HASHSIZE (1U << PTIRQ_ENTRY_HASHBITS)
|
|
|
|
#define PTIRQ_BITMAP_ARRAY_SIZE INT_DIV_ROUNDUP(CONFIG_MAX_PT_IRQ_ENTRIES, 64U)
|
|
struct ptirq_remapping_info ptirq_entries[CONFIG_MAX_PT_IRQ_ENTRIES];
|
|
static uint64_t ptirq_entry_bitmaps[PTIRQ_BITMAP_ARRAY_SIZE];
|
|
spinlock_t ptdev_lock = { .head = 0U, .tail = 0U, };
|
|
|
|
static struct ptirq_entry_head {
|
|
struct hlist_head list;
|
|
} ptirq_entry_heads[PTIRQ_ENTRY_HASHSIZE];
|
|
|
|
static inline uint16_t ptirq_alloc_entry_id(void)
|
|
{
|
|
uint16_t id = (uint16_t)ffz64_ex(ptirq_entry_bitmaps, CONFIG_MAX_PT_IRQ_ENTRIES);
|
|
|
|
while (id < CONFIG_MAX_PT_IRQ_ENTRIES) {
|
|
if (!bitmap_test_and_set_lock((id & 0x3FU), &ptirq_entry_bitmaps[id >> 6U])) {
|
|
break;
|
|
}
|
|
id = (uint16_t)ffz64_ex(ptirq_entry_bitmaps, CONFIG_MAX_PT_IRQ_ENTRIES);
|
|
}
|
|
|
|
return (id < CONFIG_MAX_PT_IRQ_ENTRIES) ? id: INVALID_PTDEV_ENTRY_ID;
|
|
}
|
|
|
|
struct ptirq_remapping_info *find_ptirq_entry(uint32_t intr_type,
|
|
const union source_id *sid, const struct acrn_vm *vm)
|
|
{
|
|
struct hlist_node *p;
|
|
struct ptirq_remapping_info *n, *entry = NULL;
|
|
uint64_t key = hash64(sid->value, PTIRQ_ENTRY_HASHBITS);
|
|
struct ptirq_entry_head *b = &ptirq_entry_heads[key];
|
|
|
|
hlist_for_each(p, &b->list) {
|
|
if (vm == NULL) {
|
|
n = hlist_entry(p, struct ptirq_remapping_info, phys_link);
|
|
} else {
|
|
n = hlist_entry(p, struct ptirq_remapping_info, virt_link);
|
|
}
|
|
|
|
if (is_entry_active(n)) {
|
|
if ((intr_type == n->intr_type) &&
|
|
((vm == NULL) ?
|
|
(sid->value == n->phys_sid.value) :
|
|
((vm == n->vm) && (sid->value == n->virt_sid.value)))) {
|
|
entry = n;
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
return entry;
|
|
}
|
|
|
|
static void ptirq_enqueue_softirq(struct ptirq_remapping_info *entry)
|
|
{
|
|
uint64_t rflags;
|
|
|
|
/* enqueue request in order, SOFTIRQ_PTDEV will pickup */
|
|
CPU_INT_ALL_DISABLE(&rflags);
|
|
|
|
/* avoid adding recursively */
|
|
list_del(&entry->softirq_node);
|
|
/* TODO: assert if entry already in list */
|
|
list_add_tail(&entry->softirq_node, &get_cpu_var(softirq_dev_entry_list));
|
|
CPU_INT_ALL_RESTORE(rflags);
|
|
fire_softirq(SOFTIRQ_PTDEV);
|
|
}
|
|
|
|
static void ptirq_intr_delay_callback(void *data)
|
|
{
|
|
struct ptirq_remapping_info *entry = (struct ptirq_remapping_info *) data;
|
|
|
|
ptirq_enqueue_softirq(entry);
|
|
}
|
|
|
|
struct ptirq_remapping_info *ptirq_dequeue_softirq(uint16_t pcpu_id)
|
|
{
|
|
uint64_t rflags;
|
|
struct ptirq_remapping_info *entry = NULL;
|
|
|
|
CPU_INT_ALL_DISABLE(&rflags);
|
|
|
|
while (!list_empty(&get_cpu_var(softirq_dev_entry_list))) {
|
|
entry = get_first_item(&per_cpu(softirq_dev_entry_list, pcpu_id), struct ptirq_remapping_info, softirq_node);
|
|
|
|
list_del_init(&entry->softirq_node);
|
|
|
|
/* if sos vm, just dequeue, if uos, check delay timer */
|
|
if (is_sos_vm(entry->vm) || timer_expired(&entry->intr_delay_timer)) {
|
|
break;
|
|
} else {
|
|
/* add it into timer list; dequeue next one */
|
|
(void)add_timer(&entry->intr_delay_timer);
|
|
entry = NULL;
|
|
}
|
|
}
|
|
|
|
CPU_INT_ALL_RESTORE(rflags);
|
|
return entry;
|
|
}
|
|
|
|
struct ptirq_remapping_info *ptirq_alloc_entry(struct acrn_vm *vm, uint32_t intr_type)
|
|
{
|
|
struct ptirq_remapping_info *entry = NULL;
|
|
uint16_t ptirq_id = ptirq_alloc_entry_id();
|
|
|
|
if (ptirq_id < CONFIG_MAX_PT_IRQ_ENTRIES) {
|
|
entry = &ptirq_entries[ptirq_id];
|
|
(void)memset((void *)entry, 0U, sizeof(struct ptirq_remapping_info));
|
|
entry->ptdev_entry_id = ptirq_id;
|
|
entry->intr_type = intr_type;
|
|
entry->vm = vm;
|
|
entry->intr_count = 0UL;
|
|
entry->irte_idx = INVALID_IRTE_ID;
|
|
|
|
INIT_LIST_HEAD(&entry->softirq_node);
|
|
|
|
initialize_timer(&entry->intr_delay_timer, ptirq_intr_delay_callback, entry, 0UL, 0, 0UL);
|
|
|
|
entry->active = false;
|
|
} else {
|
|
pr_err("Alloc ptdev irq entry failed");
|
|
}
|
|
|
|
return entry;
|
|
}
|
|
|
|
void ptirq_release_entry(struct ptirq_remapping_info *entry)
|
|
{
|
|
uint64_t rflags;
|
|
|
|
CPU_INT_ALL_DISABLE(&rflags);
|
|
list_del_init(&entry->softirq_node);
|
|
del_timer(&entry->intr_delay_timer);
|
|
CPU_INT_ALL_RESTORE(rflags);
|
|
|
|
bitmap_clear_lock((entry->ptdev_entry_id) & 0x3FU, &ptirq_entry_bitmaps[entry->ptdev_entry_id >> 6U]);
|
|
|
|
(void)memset((void *)entry, 0U, sizeof(struct ptirq_remapping_info));
|
|
}
|
|
|
|
/* interrupt context */
|
|
static void ptirq_interrupt_handler(__unused uint32_t irq, void *data)
|
|
{
|
|
struct ptirq_remapping_info *entry = (struct ptirq_remapping_info *) data;
|
|
bool to_enqueue = true;
|
|
|
|
/*
|
|
* "interrupt storm" detection & delay intr injection just for UOS
|
|
* pass-thru devices, collect its data and delay injection if needed
|
|
*/
|
|
if (!is_sos_vm(entry->vm)) {
|
|
entry->intr_count++;
|
|
|
|
/* if delta > 0, set the delay TSC, dequeue to handle */
|
|
if (entry->vm->intr_inject_delay_delta > 0UL) {
|
|
|
|
/* if the timer started (entry is in timer-list), not need enqueue again */
|
|
if (timer_is_started(&entry->intr_delay_timer)) {
|
|
to_enqueue = false;
|
|
} else {
|
|
entry->intr_delay_timer.fire_tsc = rdtsc() + entry->vm->intr_inject_delay_delta;
|
|
}
|
|
} else {
|
|
entry->intr_delay_timer.fire_tsc = 0UL;
|
|
}
|
|
}
|
|
|
|
if (to_enqueue) {
|
|
ptirq_enqueue_softirq(entry);
|
|
}
|
|
}
|
|
|
|
/* active intr with irq registering */
|
|
int32_t ptirq_activate_entry(struct ptirq_remapping_info *entry, uint32_t phys_irq)
|
|
{
|
|
int32_t retval;
|
|
uint64_t key;
|
|
|
|
/* register and allocate host vector/irq */
|
|
retval = request_irq(phys_irq, ptirq_interrupt_handler, (void *)entry, IRQF_PT);
|
|
|
|
if (retval < 0) {
|
|
pr_err("request irq failed, please check!, phys-irq=%d", phys_irq);
|
|
} else {
|
|
entry->allocated_pirq = (uint32_t)retval;
|
|
entry->active = true;
|
|
|
|
key = hash64(entry->phys_sid.value, PTIRQ_ENTRY_HASHBITS);
|
|
hlist_add_head(&entry->phys_link, &(ptirq_entry_heads[key].list));
|
|
key = hash64(entry->virt_sid.value, PTIRQ_ENTRY_HASHBITS);
|
|
hlist_add_head(&entry->virt_link, &(ptirq_entry_heads[key].list));
|
|
}
|
|
|
|
return retval;
|
|
}
|
|
|
|
void ptirq_deactivate_entry(struct ptirq_remapping_info *entry)
|
|
{
|
|
hlist_del(&entry->phys_link);
|
|
hlist_del(&entry->virt_link);
|
|
entry->active = false;
|
|
free_irq(entry->allocated_pirq);
|
|
}
|
|
|
|
void ptdev_init(void)
|
|
{
|
|
if (get_pcpu_id() == BSP_CPU_ID) {
|
|
register_softirq(SOFTIRQ_PTDEV, ptirq_softirq);
|
|
}
|
|
INIT_LIST_HEAD(&get_cpu_var(softirq_dev_entry_list));
|
|
}
|
|
|
|
void ptdev_release_all_entries(const struct acrn_vm *vm)
|
|
{
|
|
struct ptirq_remapping_info *entry;
|
|
uint16_t idx;
|
|
|
|
/* VM already down */
|
|
for (idx = 0U; idx < CONFIG_MAX_PT_IRQ_ENTRIES; idx++) {
|
|
entry = &ptirq_entries[idx];
|
|
if ((entry->vm == vm) && is_entry_active(entry)) {
|
|
spinlock_obtain(&ptdev_lock);
|
|
if (entry->release_cb != NULL) {
|
|
entry->release_cb(entry);
|
|
}
|
|
ptirq_deactivate_entry(entry);
|
|
ptirq_release_entry(entry);
|
|
spinlock_release(&ptdev_lock);
|
|
}
|
|
}
|
|
|
|
}
|
|
|
|
uint32_t ptirq_get_intr_data(const struct acrn_vm *target_vm, uint64_t *buffer, uint32_t buffer_cnt)
|
|
{
|
|
uint32_t index = 0U;
|
|
uint16_t i;
|
|
struct ptirq_remapping_info *entry;
|
|
|
|
for (i = 0U; i < CONFIG_MAX_PT_IRQ_ENTRIES; i++) {
|
|
entry = &ptirq_entries[i];
|
|
if (!is_entry_active(entry)) {
|
|
continue;
|
|
}
|
|
if (entry->vm == target_vm) {
|
|
buffer[index] = entry->allocated_pirq;
|
|
buffer[index + 1U] = entry->intr_count;
|
|
|
|
index += 2U;
|
|
if (index > (buffer_cnt - 2U)) {
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
return index;
|
|
}
|