acrn-hypervisor/hypervisor/arch/x86/vmx_asm.S

255 lines
6.7 KiB
ArmAsm

/*
* Copyright (C) 2018 Intel Corporation. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include <vmx.h>
#include <msr.h>
#include <guest.h>
#include <vcpu.h>
#include <cpu.h>
#include <types.h>
/* NOTE:
*
* MISRA C requires that all unsigned constants should have the suffix 'U'
* (e.g. 0xffU), but the assembler may not accept such C-style constants. For
* example, binutils 2.26 fails to compile assembly in that case. To work this
* around, all unsigned constants must be explicitly spells out in assembly
* with a comment tracking the original expression from which the magic
* number is calculated. As an example:
*
* /* 0x00000668 =
* * (CR4_DE | CR4_PAE | CR4_MCE | CR4_OSFXSR | CR4_OSXMMEXCPT) *\/
* movl $0x00000668, %eax
*
* Make sure that these numbers are updated accordingly if the definition of
* the macros involved are changed.
*/
.text
/*int vmx_vmrun(struct run_context *context, int launch, int ibrs_type) */
.code64
.align 8
.global vmx_vmrun
vmx_vmrun:
/* Save all host GPRs that must be preserved across function calls
per System V ABI */
push %rdx
push %rbx
push %rbp
push %r12
push %r13
push %r14
push %r15
/* Save RDI on top of host stack for easy access to VCPU pointer
on return from guest context */
push %rdi
/* rdx = ibrs_type */
/* if ibrs_type != IBRS_NONE, means IBRS feature is supported,
* restore MSR SPEC_CTRL to guest
*/
cmp $IBRS_NONE,%rdx
je next
/* 0x00000048 = MSR_IA32_SPEC_CTRL */
movl $0x00000048,%ecx
mov CPU_CONTEXT_OFFSET_IA32_SPEC_CTRL(%rdi),%rax
movl $0,%edx
wrmsr
next:
/* Load VMCS_HOST_RSP_FIELD field value
*
* 0x00006c14 = VMX_HOST_RSP
*/
mov $0x00006c14,%rdx
/* Write the current stack pointer to the VMCS_HOST_RSP_FIELD */
vmwrite %rsp,%rdx
/* Error occurred - handle error */
jbe vm_eval_error
/* Compare the launch flag to see if launching (1) or resuming (0) */
cmp $VM_LAUNCH, %rsi
mov CPU_CONTEXT_OFFSET_CR2(%rdi),%rax
mov %rax,%cr2
mov CPU_CONTEXT_OFFSET_RAX(%rdi),%rax
mov CPU_CONTEXT_OFFSET_RBX(%rdi),%rbx
mov CPU_CONTEXT_OFFSET_RCX(%rdi),%rcx
mov CPU_CONTEXT_OFFSET_RDX(%rdi),%rdx
mov CPU_CONTEXT_OFFSET_RBP(%rdi),%rbp
mov CPU_CONTEXT_OFFSET_RSI(%rdi),%rsi
mov CPU_CONTEXT_OFFSET_R8(%rdi),%r8
mov CPU_CONTEXT_OFFSET_R9(%rdi),%r9
mov CPU_CONTEXT_OFFSET_R10(%rdi),%r10
mov CPU_CONTEXT_OFFSET_R11(%rdi),%r11
mov CPU_CONTEXT_OFFSET_R12(%rdi),%r12
mov CPU_CONTEXT_OFFSET_R13(%rdi),%r13
mov CPU_CONTEXT_OFFSET_R14(%rdi),%r14
mov CPU_CONTEXT_OFFSET_R15(%rdi),%r15
mov CPU_CONTEXT_OFFSET_RDI(%rdi),%rdi
/* Execute appropriate VMX instruction */
je vm_launch
/* Execute a VM resume */
vmresume
/* jump to vm_exit directly when it fails in vmresume */
jmp vm_exit
vm_launch:
/* Execute a VM launch */
vmlaunch
.global vm_exit
vm_exit:
/* Get VCPU data structure pointer from top of host stack and
save guest RDI in its place */
xchg 0(%rsp),%rdi
/* Save current GPRs to guest state area */
mov %rax,CPU_CONTEXT_OFFSET_RAX(%rdi)
mov %cr2,%rax
mov %rax,CPU_CONTEXT_OFFSET_CR2(%rdi)
mov %rbx,CPU_CONTEXT_OFFSET_RBX(%rdi)
mov %rcx,CPU_CONTEXT_OFFSET_RCX(%rdi)
mov %rdx,CPU_CONTEXT_OFFSET_RDX(%rdi)
mov %rbp,CPU_CONTEXT_OFFSET_RBP(%rdi)
mov %rsi,CPU_CONTEXT_OFFSET_RSI(%rdi)
mov %r8,CPU_CONTEXT_OFFSET_R8(%rdi)
mov %r9,CPU_CONTEXT_OFFSET_R9(%rdi)
mov %r10,CPU_CONTEXT_OFFSET_R10(%rdi)
mov %r11,CPU_CONTEXT_OFFSET_R11(%rdi)
mov %r12,CPU_CONTEXT_OFFSET_R12(%rdi)
mov %r13,CPU_CONTEXT_OFFSET_R13(%rdi)
mov %r14,CPU_CONTEXT_OFFSET_R14(%rdi)
mov %r15,CPU_CONTEXT_OFFSET_R15(%rdi)
/* Load guest RDI off host stack and into RDX */
mov 0(%rsp),%rdx
/* Save guest RDI to guest state area */
mov %rdx,CPU_CONTEXT_OFFSET_RDI(%rdi)
/* Save RDI to RSI for later SPEC_CTRL save*/
mov %rdi,%rsi
vm_eval_error:
/* Restore host GPR System V required registers */
pop %rdi
pop %r15
pop %r14
pop %r13
pop %r12
pop %rbp
pop %rbx
pop %rdx
/* Check vm fail, refer to 64-ia32 spec section 26.2 in volume#3 */
mov $VM_FAIL,%rax
jc vm_return
jz vm_return
/* Clear host registers to prevent speculative use */
xor %rcx,%rcx
xor %r8,%r8
xor %r9,%r9
xor %r10,%r10
xor %r11,%r11
/* rdx = ibrs_type */
/* IBRS_NONE: no ibrs setting, just flush rsb
* IBRS_RAW: set IBRS then flush rsb
* IBRS_OPT: set STIBP & IBPB then flush rsb
*/
cmp $IBRS_NONE,%rdx
je stuff_rsb
cmp $IBRS_OPT,%rdx
je ibrs_opt
/* Save guest MSR SPEC_CTRL, low 32 bit is enough
*
* 0x00000048 = MSR_IA32_SPEC_CTRL
*/
movl $0x00000048,%ecx
rdmsr
mov %rax,CPU_CONTEXT_OFFSET_IA32_SPEC_CTRL(%rsi)
/* 0x1 = SPEC_ENABLE_IBRS */
movl $0x1,%eax
movl $0,%edx
wrmsr
jmp stuff_rsb
ibrs_opt:
/* 0x00000049 = MSR_IA32_PRED_CMD */
movl $0x00000049,%ecx
/* 0x1 = PRED_SET_IBPB */
movl $0x1,%eax
movl $0,%edx
wrmsr
/* Save guest MSR SPEC_CTRL, low 32 bit is enough
*
* 0x00000048 = MSR_IA32_SPEC_CTRL
*/
movl $0x00000048,%ecx
rdmsr
mov %rax,CPU_CONTEXT_OFFSET_IA32_SPEC_CTRL(%rsi)
/* 0x2 = SPEC_ENABLE_STIBP */
movl $0x2,%eax
movl $0,%edx
wrmsr
/* stuff rsb by 32 CALLs, make sure no any "ret" is executed before this
* stuffing rsb, otherwise, someone may insert some code before this for
* future update.
*/
stuff_rsb:
/* stuff 32 RSB, rax = 32/2 */
mov $16,%rax
.align 16
3:
call 4f
33:
pause
jmp 33b
.align 16
4:
call 5f
44:
pause
jmp 44b
.align 16
5: dec %rax
jnz 3b
/* stuff 32 RSB, rsp += 8*32 */
add $(8*32),%rsp
mov $VM_SUCCESS,%rax
vm_return:
/* Return to caller */
ret