de10df2693
Per i6300esb spec, when WDT_INT_TYPE(bit 0 and 1 of WDT config register) are set to 00, IRQ feature should be supported. The WDT_INT_ACTIVE bit is set when the first stage of the 35-bit down-counter reaches zero. An interrupt will be generated if WDT_INT_TYPE is configured to do so (See WDT Configuration Register). This is a sticky bit and is only cleared by writing a 1. SMI feature(WDT_INT_TYPE are set to 0x10) is not supported. Tracked-On: #1498 Signed-off-by: Victor Sun <victor.sun@intel.com> Acked-by: Yin Fengwei <fengwei.yin@intel.com> |
||
---|---|---|
.. | ||
pci | ||
platform | ||
block_if.c | ||
uart_core.c | ||
usb_core.c |